Home
last modified time | relevance | path

Searched refs:ATMEL_MPDDRC_TPR0_TRP_OFFSET (Results 1 – 17 of 17) sorted by relevance

/external/u-boot/board/gardena/smart-gateway-at91sam/
Dspl.c96 2 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | in ddr2_conf()
/external/u-boot/board/atmel/sama5d27_som1_ek/
Dsama5d27_som1_ek.c121 (3 << ATMEL_MPDDRC_TPR0_TRP_OFFSET) | in ddrc_conf()
/external/u-boot/board/atmel/sama5d3_xplained/
Dsama5d3_xplained.c156 2 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | in ddr2_conf()
/external/u-boot/board/atmel/sama5d2_xplained/
Dsama5d2_xplained.c122 3 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | in ddrc_conf()
/external/u-boot/board/laird/wb45n/
Dwb45n.c162 2 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | in ddr2_conf()
/external/u-boot/board/laird/wb50n/
Dwb50n.c158 2 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | in ddr2_conf()
/external/u-boot/board/atmel/sama5d27_wlsom1_ek/
Dsama5d27_wlsom1_ek.c162 (4 << ATMEL_MPDDRC_TPR0_TRP_OFFSET) | in ddrc_conf()
/external/u-boot/board/atmel/at91sam9x5ek/
Dat91sam9x5ek.c169 2 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | in ddr2_conf()
/external/u-boot/board/atmel/sama5d4_xplained/
Dsama5d4_xplained.c172 3 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | in ddr2_conf()
/external/u-boot/board/atmel/sama5d2_icp/
Dsama5d2_icp.c159 (3 << ATMEL_MPDDRC_TPR0_TRP_OFFSET) | in ddrc_conf()
/external/u-boot/board/atmel/sama5d4ek/
Dsama5d4ek.c157 3 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | in ddr2_conf()
/external/u-boot/arch/arm/mach-at91/include/mach/
Datmel_mpddrc.h131 #define ATMEL_MPDDRC_TPR0_TRP_OFFSET 16 macro
/external/u-boot/board/siemens/corvus/
Dboard.c151 2 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | /* 2*7.5 = 15 ns */ in ddr2_conf()
/external/u-boot/board/atmel/at91sam9m10g45ek/
Dat91sam9m10g45ek.c110 2 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | /* 2*7.5 = 15 ns */ in ddr2_conf()
/external/u-boot/board/atmel/sama5d3xek/
Dsama5d3xek.c229 2 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | in ddr2_conf()
/external/u-boot/board/atmel/at91sam9n12ek/
Dat91sam9n12ek.c253 2 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | in ddr2_conf()
/external/u-boot/board/mini-box/picosam9g45/
Dpicosam9g45.c65 2 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | /* 2*7.5 = 15 ns */ in ddr2_conf()