Home
last modified time | relevance | path

Searched refs:BMCR_RESET (Results 1 – 20 of 20) sorted by relevance

/external/u-boot/drivers/net/phy/
Dnatsemi.c22 phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, BMCR_RESET); in dp83630_config()
58 phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, BMCR_RESET); in dp838xx_config()
Dmarvell.c134 phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, BMCR_RESET); in m88e1011s_config()
142 phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, BMCR_RESET); in m88e1011s_config()
511 reg |= BMCR_RESET; in m88e1145_config()
612 reg |= BMCR_RESET; in m88e1680_config()
Drealtek.c118 phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, BMCR_RESET); in rtl8211x_config()
172 phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, BMCR_RESET); in rtl8211f_config()
Det1011c.c36 phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, ctl | BMCR_RESET); in et1011c_config()
Dphy.c846 if (phy_write(phydev, devad, MII_BMCR, BMCR_RESET) < 0) { in phy_reset()
860 while ((reg & BMCR_RESET) && timeout--) { in phy_reset()
870 if (reg & BMCR_RESET) { in phy_reset()
Dbroadcom.c137 reg |= BMCR_RESET; in bcm5482_config()
Dmscc.c1125 phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, (reg_val | BMCR_RESET)); in mscc_phy_soft_reset()
1129 while ((reg_val & BMCR_RESET) && (timeout > 0)) { in mscc_phy_soft_reset()
/external/u-boot/drivers/qe/
Duec_phy.c263 ctrl |= BMCR_RESET; in genmii_setup_forced()
334 uec_phy_write(mii_info, MII_BMCR, BMCR_RESET); in marvell_config_aneg()
511 uec_phy_write(mii_info, MII_BMCR, BMCR_RESET); in uec_marvell_init()
584 BMCR_RESET); in dm9161_init()
/external/u-boot/board/egnite/ethernut5/
Dethernut5.c174 miiphy_write(devname, 0, MII_BMCR, BMCR_RESET); in board_eth_init()
/external/kernel-headers/original/uapi/linux/
Dmii.h51 #define BMCR_RESET 0x8000 /* Reset to default state */ macro
Dmdio.h84 #define MDIO_CTRL1_RESET BMCR_RESET
/external/u-boot/include/linux/
Dmii.h48 #define BMCR_RESET 0x8000 /* Reset to default state */ macro
Dmdio.h79 #define MDIO_CTRL1_RESET BMCR_RESET
/external/u-boot/drivers/net/
Dag7xxx.c907 BMCR_ANENABLE | BMCR_RESET); in ag933x_phy_setup_reset_set()
910 BMCR_ANENABLE | BMCR_RESET); in ag933x_phy_setup_reset_set()
926 } while (reg & BMCR_RESET); in ag933x_phy_setup_reset_fin()
933 } while (ret & BMCR_RESET); in ag933x_phy_setup_reset_fin()
Dax88180.c116 ax88180_mdio_write (dev, MII_BMCR, (BMCR_RESET | BMCR_ANENABLE)); in ax88180_phy_reset()
119 while (ax88180_mdio_read (dev, MII_BMCR) & BMCR_RESET) { in ax88180_phy_reset()
Dsmc911x.c87 smc911x_eth_phy_write(dev, 1, MII_BMCR, BMCR_RESET); in smc911x_phy_configure()
Dfec_mxc.c256 fec_mdio_write(eth, fec->phy_id, MII_BMCR, BMCR_RESET); in miiphy_restart_aneg()
/external/u-boot/common/
Dmiiphyutil.c363 if (miiphy_write(devname, addr, MII_BMCR, reg | BMCR_RESET) != 0) { in miiphy_reset()
/external/u-boot/drivers/usb/eth/
Dasix.c405 asix_mdio_write(dev, dev->phy_id, MII_BMCR, BMCR_RESET); in asix_basic_reset()
Dsmsc95xx.c348 smsc95xx_mdio_write(udev, dev->phy_id, MII_BMCR, BMCR_RESET); in smsc95xx_phy_initialize()