Home
last modified time | relevance | path

Searched refs:OUTREG (Results 1 – 14 of 14) sorted by relevance

/external/u-boot/drivers/video/
Dati_radeon_fb.c118 OUTREG(MC_FB_LOCATION, tom); in radeon_identify_vram()
119 OUTREG(DISPLAY_BASE_ADDR, (tom & 0xffff) << 16); in radeon_identify_vram()
120 OUTREG(CRTC2_DISPLAY_BASE_ADDR, (tom & 0xffff) << 16); in radeon_identify_vram()
121 OUTREG(OV0_BASE_ADDR, (tom & 0xffff) << 16); in radeon_identify_vram()
124 OUTREG(GRPH2_BUFFER_CNTL, INREG(GRPH2_BUFFER_CNTL) & ~0x7f0000); in radeon_identify_vram()
330 OUTREG(CRTC_GEN_CNTL, mode->crtc_gen_cntl); in radeon_setmode()
334 OUTREG(CRTC_H_TOTAL_DISP, mode->crtc_h_total_disp); in radeon_setmode()
335 OUTREG(CRTC_H_SYNC_STRT_WID, mode->crtc_h_sync_strt_wid); in radeon_setmode()
336 OUTREG(CRTC_V_TOTAL_DISP, mode->crtc_v_total_disp); in radeon_setmode()
337 OUTREG(CRTC_V_SYNC_STRT_WID, mode->crtc_v_sync_strt_wid); in radeon_setmode()
[all …]
Dati_radeon_fb.h71 #define OUTREG(addr,val) writel(val, (rinfo->mmio_base)+addr) macro
81 OUTREG(addr, tmp); in _OUTREGP()
263 OUTREG(CLOCK_CNTL_DATA, val); in __OUTPLL()
/external/igt-gpu-tools/tools/
Dintel_panel_fitter.c235 OUTREG(PF_CTRL1[intel_pipe], ctrl1_val); in change_screen_size()
239 OUTREG(PF_WIN_POS[intel_pipe], win_pos_val); in change_screen_size()
243 OUTREG(PF_WIN_SZ[intel_pipe], win_sz_val); in change_screen_size()
250 OUTREG(PF_CTRL1[intel_pipe], 0); in disable_panel_fitter()
251 OUTREG(PF_WIN_POS[intel_pipe], 0); in disable_panel_fitter()
252 OUTREG(PF_WIN_SZ[intel_pipe], 0); in disable_panel_fitter()
Dintel_infoframes.c344 OUTREG(ctl_reg, ctl_val); in load_infoframe()
348 OUTREG(ctl_reg, ctl_val); in load_infoframe()
705 OUTREG(ctl_reg, ctl_val); in write_infoframe()
710 OUTREG(data_reg, frame->data32[i]); in write_infoframe()
721 OUTREG(reg, val); in disable_infoframe()
731 OUTREG(reg, val); in enable_infoframe()
859 OUTREG(reg, val); in change_avi_infoframe()
920 OUTREG(reg, val); in change_spd_infoframe()
958 OUTREG(reg, val); in change_infoframe_frequency()
966 OUTREG(reg, val); in disable_dip()
[all …]
Dintel_backlight.c54 OUTREG(BLC_PWM_CPU_CTL, in main()
Dintel_audio_dump.c724 OUTREG(AUD_CONV_CHCNT, i); in dump_eaglelake()
732 OUTREG(AUD_CNTL_ST, dword); in dump_eaglelake()
741 OUTREG(AUD_CNTL_ST, dword); in dump_eaglelake()
1106 OUTREG(AUD_OUT_CH_STR, i | (i << 8) | (i << 16)); in dump_cpt()
1206 OUTREG(AUD_CNTL_ST_A, dword); in dump_cpt()
1214 OUTREG(AUD_CNTL_ST_B, dword); in dump_cpt()
1222 OUTREG(AUD_CNTL_ST_C, dword); in dump_cpt()
1231 OUTREG(AUD_CNTL_ST_A, dword); in dump_cpt()
1240 OUTREG(AUD_CNTL_ST_B, dword); in dump_cpt()
1249 OUTREG(AUD_CNTL_ST_C, dword); in dump_cpt()
[all …]
Dintel_reg.c425 OUTREG(reg->mmio_offset + reg->addr, val); in write_register()
Dintel_display_poller.c89 OUTREG(vlv_offset + reg, val); in write_reg()
/external/llvm/test/CodeGen/AArch64/
Darm64-vaddlv.ll6 ; CHECK-NEXT: fmov x[[OUTREG:[0-9]+]], d[[REGNUM]]
16 ; CHECK-NEXT: fmov x[[OUTREG:[0-9]+]], d[[REGNUM]]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/
Darm64-vaddlv.ll6 ; CHECK-NEXT: fmov x[[OUTREG:[0-9]+]], d[[REGNUM]]
16 ; CHECK-NEXT: fmov x[[OUTREG:[0-9]+]], d[[REGNUM]]
/external/igt-gpu-tools/lib/
Dintel_io.h48 void OUTREG(uint32_t reg, uint32_t val);
Dintel_mmio.c372 void OUTREG(uint32_t reg, uint32_t val) in OUTREG() function
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/
Dinlineasm-64bit.ll92 ; CHECK: OUT([[OUTREG:r[0-9]+]]), IN([[OUTREG]])
/external/llvm/test/CodeGen/ARM/
Dinlineasm-64bit.ll92 ; CHECK: OUT([[OUTREG:r[0-9]+]]), IN([[OUTREG]])