Home
last modified time | relevance | path

Searched refs:PLATFORM_CORE_COUNT (Results 1 – 25 of 131) sorted by relevance

123456

/external/arm-trusted-firmware/plat/imx/common/
Dplat_imx8_gic.c20 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT];
37 .rdistif_num = PLATFORM_CORE_COUNT,
99 for (int i = 0; i < PLATFORM_CORE_COUNT; i++) in plat_gic_save()
108 for (int i = 0; i < PLATFORM_CORE_COUNT; i++) in plat_gic_restore()
/external/arm-trusted-firmware/plat/socionext/uniphier/
Duniphier_gicv3.c17 static uintptr_t uniphier_rdistif_base_addrs[PLATFORM_CORE_COUNT];
65 .rdistif_num = PLATFORM_CORE_COUNT,
74 .rdistif_num = PLATFORM_CORE_COUNT,
83 .rdistif_num = PLATFORM_CORE_COUNT,
/external/arm-trusted-firmware/plat/allwinner/common/include/
Dplatform_def.h45 PLATFORM_CORE_COUNT)
51 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER_COUNT * \ macro
55 #define PLATFORM_STACK_SIZE (0x1000 / PLATFORM_CORE_COUNT)
/external/arm-trusted-firmware/plat/rpi/rpi4/include/
Dplatform_def.h25 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT macro
31 PLATFORM_CORE_COUNT)
89 PLATFORM_CORE_COUNT)
/external/arm-trusted-firmware/plat/hisilicon/poplar/
Dplat_topology.c16 PLATFORM_CORE_COUNT,
29 if ((mpidr & MPIDR_CPU_MASK) >= PLATFORM_CORE_COUNT) in plat_core_pos_by_mpidr()
/external/arm-trusted-firmware/plat/mediatek/mt8183/
Dplat_mt_gic.c21 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT];
22 static uint32_t rdist_has_saved[PLATFORM_CORE_COUNT];
35 .rdistif_num = PLATFORM_CORE_COUNT,
/external/arm-trusted-firmware/plat/qemu/qemu_sbsa/include/
Dplatform_def.h22 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER0_CORE_COUNT + \ macro
28 PLATFORM_CORE_COUNT)
92 #define PLAT_QEMU_HOLD_SIZE (PLATFORM_CORE_COUNT * \
/external/arm-trusted-firmware/plat/hisilicon/hikey/include/
Dplatform_def.h33 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER_COUNT * \ macro
36 #define PLAT_NUM_PWR_DOMAINS (PLATFORM_CORE_COUNT + \
/external/arm-trusted-firmware/plat/nvidia/tegra/include/
Dplatform_def.h33 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER_COUNT * \ macro
35 #define PLAT_NUM_PWR_DOMAINS (PLATFORM_CORE_COUNT + \
/external/arm-trusted-firmware/plat/qemu/common/
Dqemu_gicv3.c17 static uintptr_t qemu_rdistif_base_addrs[PLATFORM_CORE_COUNT];
29 .rdistif_num = PLATFORM_CORE_COUNT,
/external/arm-trusted-firmware/plat/amlogic/g12a/include/
Dplatform_def.h23 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT macro
29 PLATFORM_CORE_COUNT)
/external/arm-trusted-firmware/plat/amlogic/gxl/include/
Dplatform_def.h23 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT macro
29 PLATFORM_CORE_COUNT)
/external/arm-trusted-firmware/plat/amlogic/gxbb/include/
Dplatform_def.h26 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT macro
32 PLATFORM_CORE_COUNT)
/external/arm-trusted-firmware/plat/rpi/rpi3/include/
Dplatform_def.h25 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT macro
31 PLATFORM_CORE_COUNT)
149 PLATFORM_CORE_COUNT)
/external/arm-trusted-firmware/plat/rockchip/common/
Drockchip_gicv3.c26 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT];
43 .rdistif_num = PLATFORM_CORE_COUNT,
/external/arm-trusted-firmware/plat/rockchip/rk3288/include/
Dplatform_def.h42 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER0_CORE_COUNT) macro
46 PLATFORM_CORE_COUNT)
/external/arm-trusted-firmware/plat/rockchip/rk3399/include/
Dplatform_def.h45 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \ macro
50 PLATFORM_CORE_COUNT)
/external/arm-trusted-firmware/plat/rockchip/rk3328/include/
Dplatform_def.h43 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \ macro
48 PLATFORM_CORE_COUNT)
/external/arm-trusted-firmware/plat/qemu/qemu/include/
Dplatform_def.h31 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER0_CORE_COUNT + \ macro
37 PLATFORM_CORE_COUNT)
98 #define PLAT_QEMU_HOLD_SIZE (PLATFORM_CORE_COUNT * \
/external/arm-trusted-firmware/plat/rockchip/px30/include/
Dplatform_def.h46 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \ macro
51 PLATFORM_CORE_COUNT)
/external/arm-trusted-firmware/plat/ti/k3/common/
Dk3_gicv3.c20 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT];
33 .rdistif_num = PLATFORM_CORE_COUNT,
/external/arm-trusted-firmware/plat/rockchip/rk3368/include/
Dplatform_def.h44 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \ macro
49 PLATFORM_CORE_COUNT)
/external/arm-trusted-firmware/plat/socionext/synquacer/
Dsq_gicv3.c17 static uintptr_t sq_rdistif_base_addrs[PLATFORM_CORE_COUNT];
64 .rdistif_num = PLATFORM_CORE_COUNT,
/external/arm-trusted-firmware/plat/marvell/common/
Dmarvell_gicv3.c30 static uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT];
69 .rdistif_num = PLATFORM_CORE_COUNT,
/external/arm-trusted-firmware/plat/hisilicon/hikey960/include/
Dplatform_def.h30 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER_COUNT * \ macro
33 #define PLAT_NUM_PWR_DOMAINS (PLATFORM_CORE_COUNT + \

123456