Searched refs:SETB (Results 1 – 13 of 13) sorted by relevance
/external/llvm/lib/Target/X86/ |
D | X86InstrCMovSetCC.td | 98 defm SETB : SETCC<0x92, "setb", X86_COND_B>; // unsigned less than
|
D | X86InstrCompiler.td | 354 // (add OP, SETB) -> (adc OP, 0) 362 // (sub OP, SETB) -> (sbb OP, 0)
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
D | X86InstrCMovSetCC.td | 96 defm SETB : SETCC<0x92, "setb", X86_COND_B>; // unsigned less than
|
D | X86InstrCompiler.td | 370 // (add OP, SETB) -> (adc OP, 0) 378 // (sub OP, SETB) -> (sbb OP, 0)
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/X86/ |
D | copy-eflags.ll | 309 ; used to lower SETB into an SBB pattern in order to make sure that kind of
|
/external/mesa3d/src/mesa/x86/ |
D | assyntax.h | 615 #define SETB(a) CHOICE(setb a, setb a, setb a) macro 1328 #define SETB(a) setb a macro
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/ |
D | P9InstrResources.td | 118 SETB,
|
D | PPCInstr64Bit.td | 776 def SETB : XForm_44<31, 128, (outs g8rc:$RT), (ins crrc:$BFA),
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/PowerPC/ |
D | PPCGenMCCodeEmitter.inc | 1416 UINT64_C(2080375040), // SETB 4081 case PPC::SETB: { 7005 0, // SETB = 1403
|
D | PPCGenAsmWriter.inc | 3021 536890188U, // SETB 5179 0U, // SETB
|
D | PPCGenInstrInfo.inc | 1418 SETB = 1403, 4249 …03, 2, 1, 4, 110, 0, 0x8ULL, nullptr, nullptr, OperandInfo234, -1 ,nullptr }, // Inst #1403 = SETB
|
D | PPCGenDisassemblerTables.inc | 1054 /* 4820 */ MCD::OPC_Decode, 251, 10, 47, // Opcode: SETB
|
D | PPCGenAsmMatcher.inc | 6199 { 9104 /* setb */, PPC::SETB, Convert__RegG8RC1_0__RegCRRC1_1, 0, { MCK_RegG8RC, MCK_RegCRRC }, },
|