/external/u-boot/board/compulab/common/ |
D | omap3_smc911x.c | 32 struct ctrl *ctrl_base = (struct ctrl *)OMAP34XX_CTRL_BASE; in cl_omap3_smc911x_setup_net_chip_gmpc() local 38 writew(readw(&ctrl_base->gpmc_nwe) | 0x0E00, &ctrl_base->gpmc_nwe); in cl_omap3_smc911x_setup_net_chip_gmpc() 41 writew(readw(&ctrl_base->gpmc_noe) | 0x0E00, &ctrl_base->gpmc_noe); in cl_omap3_smc911x_setup_net_chip_gmpc() 44 writew(readw(&ctrl_base->gpmc_nadv_ale) | 0x0E00, in cl_omap3_smc911x_setup_net_chip_gmpc() 45 &ctrl_base->gpmc_nadv_ale); in cl_omap3_smc911x_setup_net_chip_gmpc()
|
/external/u-boot/drivers/pci/ |
D | pcie_dw_mvebu.c | 109 void *ctrl_base; member 146 pcie->ctrl_base + PCIE_ATU_VIEWPORT); in pcie_dw_prog_outbound_atu() 147 writel(lower_32_bits(cpu_addr), pcie->ctrl_base + PCIE_ATU_LOWER_BASE); in pcie_dw_prog_outbound_atu() 148 writel(upper_32_bits(cpu_addr), pcie->ctrl_base + PCIE_ATU_UPPER_BASE); in pcie_dw_prog_outbound_atu() 150 pcie->ctrl_base + PCIE_ATU_LIMIT); in pcie_dw_prog_outbound_atu() 152 pcie->ctrl_base + PCIE_ATU_LOWER_TARGET); in pcie_dw_prog_outbound_atu() 154 pcie->ctrl_base + PCIE_ATU_UPPER_TARGET); in pcie_dw_prog_outbound_atu() 155 writel(type, pcie->ctrl_base + PCIE_ATU_CR1); in pcie_dw_prog_outbound_atu() 156 writel(PCIE_ATU_ENABLE, pcie->ctrl_base + PCIE_ATU_CR2); in pcie_dw_prog_outbound_atu() 194 va_address = (uintptr_t)pcie->ctrl_base; in set_cfg_address() [all …]
|
/external/u-boot/board/isee/igep00x0/ |
D | igep00x0.c | 107 struct ctrl *ctrl_base = (struct ctrl *)OMAP34XX_CTRL_BASE; in setup_net_chip() local 121 writew(readw(&ctrl_base->gpmc_nwe) | 0x0E00, &ctrl_base->gpmc_nwe); in setup_net_chip() 123 writew(readw(&ctrl_base->gpmc_noe) | 0x0E00, &ctrl_base->gpmc_noe); in setup_net_chip() 125 writew(readw(&ctrl_base->gpmc_nadv_ale) | 0x0E00, in setup_net_chip() 126 &ctrl_base->gpmc_nadv_ale); in setup_net_chip()
|
/external/u-boot/board/ti/evm/ |
D | evm.c | 233 struct ctrl *ctrl_base = (struct ctrl *)OMAP34XX_CTRL_BASE; in setup_net_chip() local 245 writew(readw(&ctrl_base ->gpmc_nwe) | 0x0E00, &ctrl_base->gpmc_nwe); in setup_net_chip() 247 writew(readw(&ctrl_base->gpmc_noe) | 0x0E00, &ctrl_base->gpmc_noe); in setup_net_chip() 249 writew(readw(&ctrl_base->gpmc_nadv_ale) | 0x0E00, in setup_net_chip() 250 &ctrl_base->gpmc_nadv_ale); in setup_net_chip()
|
/external/u-boot/board/overo/ |
D | overo.c | 316 struct ctrl *ctrl_base = (struct ctrl *)OMAP34XX_CTRL_BASE; in setup_net_chip() local 319 writew(readw(&ctrl_base ->gpmc_nwe) | 0x0E00, &ctrl_base->gpmc_nwe); in setup_net_chip() 321 writew(readw(&ctrl_base->gpmc_noe) | 0x0E00, &ctrl_base->gpmc_noe); in setup_net_chip() 323 writew(readw(&ctrl_base->gpmc_nadv_ale) | 0x0E00, in setup_net_chip() 324 &ctrl_base->gpmc_nadv_ale); in setup_net_chip()
|
/external/u-boot/arch/arm/mach-omap2/omap3/ |
D | sys_info.c | 25 static struct ctrl *ctrl_base = (struct ctrl *)OMAP34XX_CTRL_BASE; variable 60 return readl(&ctrl_base->ctrl_omap_stat); in get_cpu_type() 236 return (readl(&ctrl_base->status) & SYSBOOT_MASK); in get_boot_type()
|
D | boot.c | 47 struct ctrl *ctrl_base = (struct ctrl *)OMAP34XX_CTRL_BASE; in omap_sys_boot_device() local 51 sys_boot = readl(&ctrl_base->status) & ((1 << 5) - 1); in omap_sys_boot_device()
|
/external/u-boot/drivers/usb/musb-new/ |
D | da8xx.c | 66 void __iomem *reg_base = musb->ctrl_base; in da8xx_musb_interrupt() 153 void __iomem *reg_base = musb->ctrl_base; in da8xx_musb_init() 195 void __iomem *reg_base = musb->ctrl_base; in da8xx_musb_enable() 216 void __iomem *reg_base = musb->ctrl_base; in da8xx_musb_disable()
|
D | am35x.c | 94 void __iomem *reg_base = musb->ctrl_base; in am35x_musb_enable() 118 void __iomem *reg_base = musb->ctrl_base; in am35x_musb_disable() 171 musb_writel(musb->ctrl_base, CORE_INTR_SRC_SET_REG, in otg_timer() 226 void __iomem *reg_base = musb->ctrl_base; in am35x_musb_interrupt() 381 void __iomem *reg_base = musb->ctrl_base; in am35x_musb_init()
|
D | musb_dsps.c | 158 void __iomem *reg_base = musb->ctrl_base; in dsps_musb_enable() 188 void __iomem *reg_base = musb->ctrl_base; in dsps_musb_disable() 235 dsps_writel(musb->ctrl_base, wrp->coreintr_set, in otg_timer() 295 void __iomem *reg_base = musb->ctrl_base; in dsps_interrupt() 422 void __iomem *reg_base = musb->ctrl_base; in dsps_musb_init() 461 dsps_writel(musb->ctrl_base, wrp->phy_utmi, val); in dsps_musb_init()
|
D | musb_core.h | 355 void __iomem *ctrl_base; member
|
D | musb_core.c | 1859 musb->ctrl_base = mbase; in allocate_instance() 2203 void __iomem *ctrl_base = musb->ctrl_base; in musb_remove() local 2214 iounmap(ctrl_base); in musb_remove()
|
/external/cpuinfo/test/dmesg/ |
D | nexus6.log | 450 [ 0.477009] mdss_dsi_retrieve_ctrl_resources: ctrl_base=cd73a800 ctrl_size=200 phy_base=cd73cb00… 471 [ 0.521605] mdss_dsi_retrieve_ctrl_resources: ctrl_base=cd752e00 ctrl_size=200 phy_base=cd754100…
|
D | nexus6p.log | 580 [ 0.872829] mdss_dsi_retrieve_ctrl_resources: ctrl_base=ffffff800137c000 ctrl_size=470 phy_base=… 598 [ 0.905854] mdss_dsi_retrieve_ctrl_resources: ctrl_base=ffffff8001432000 ctrl_size=470 phy_base=…
|
D | oppo-a37.log | 330 <6>[ 0.292686] (0)[1:swapper/0]mdss_dsi_retrieve_ctrl_resources: ctrl_base=ffffff80001c2000 ctr…
|
D | moto-g-gen2.log | 319 [ 0.715656,0] mdss_dsi_retrieve_ctrl_resources: ctrl_base=e69fe800 ctrl_size=1f8 phy_base=e6a52b…
|
D | moto-g-gen3.log | 90 [ 0.424668,0] mdss_dsi_retrieve_ctrl_resources: ctrl_base=c60fc000 ctrl_size=25c phy_base=c60fe5…
|
D | moto-g-gen4.log | 4 [ 0.718799,0] mdss_dsi_retrieve_ctrl_resources: ctrl_base=c5186000 ctrl_size=25c phy_base=c518c5…
|
D | lg-k10-eu.log | 687 <6>[ 0.331511 / 01-01 00:00:00.309] mdss_dsi_retrieve_ctrl_resources: ctrl_base=c32d0000 ctrl_si…
|
D | pixel-xl.log | 297 [ 1.117763] c3 1 mdss_dsi_retrieve_ctrl_resources: ctrl_base=ffffff8001b96000 ctrl_size=400… 322 [ 1.142926] c3 1 mdss_dsi_retrieve_ctrl_resources: ctrl_base=ffffff8001b9c000 ctrl_size=400…
|
D | moto-g-gen5.log | 59 [ 0.578304,2] mdss_dsi_retrieve_ctrl_resources: ctrl_base=e69fe000 ctrl_size=300 phy_base=e6b024…
|
D | xiaomi-redmi-note-4.log | 366 [ 0.788683] mdss_dsi_retrieve_ctrl_resources: ctrl_base=ffffff80017ee000 ctrl_size=400 phy_base=…
|
D | nexus5x.log | 506 [ 0.791041] mdss_dsi_retrieve_ctrl_resources: ctrl_base=ffffff80007da000 ctrl_size=260 phy_base=…
|
D | xiaomi-redmi-note-3.log | 541 <6>[ 0.323915] mdss_dsi_retrieve_ctrl_resources: ctrl_base=ffffff80016b8000 ctrl_size=300 phy_ba…
|
D | galaxy-s7-us.log | 1172 [ 1.262121] [3: swapper/0: 1] mdss_dsi_retrieve_ctrl_resources: ctrl_base=ffffff8000ebe… 1230 [ 1.283979] [2: swapper/0: 1] mdss_dsi_retrieve_ctrl_resources: ctrl_base=ffffff8001732…
|