Home
last modified time | relevance | path

Searched refs:spsr_el3 (Results 1 – 17 of 17) sorted by relevance

/external/arm-trusted-firmware/services/std_svc/sdei/
Dsdei_intr_mgmt.c38 uint64_t spsr_el3; member
172 disp_ctx->spsr_el3 = read_ctx_reg(tgt_el3, CTX_SPSR_EL3); in save_event_ctx()
192 write_ctx_reg(tgt_el3, CTX_SPSR_EL3, disp_ctx->spsr_el3); in restore_event_ctx()
257 SMC_SET_GP(ctx, CTX_GPREG_X3, disp_ctx->spsr_el3); in setup_ns_dispatch()
670 write_spsr_el2(disp_ctx->spsr_el3); in sdei_event_complete()
674 write_spsr_el1(disp_ctx->spsr_el3); in sdei_event_complete()
/external/arm-trusted-firmware/plat/nvidia/tegra/common/
Dtegra_fiq_glue.c79 fiq_state[cpu].spsr_el3 = read_ctx_reg((el3state_ctx), (uint32_t)(CTX_SPSR_EL3)); in tegra_fiq_interrupt_handler()
167 write_ctx_reg((gpregs_ctx), (uint32_t)(CTX_GPREG_X1), (fiq_state[cpu].spsr_el3)); in tegra_fiq_get_intr_context()
/external/arm-trusted-firmware/lib/cpus/aarch64/
Dwa_cve_2017_5715_bpiall.S47 mrs x4, spsr_el3
82 msr spsr_el3, x8
274 msr spsr_el3, x4
/external/arm-trusted-firmware/plat/nvidia/tegra/include/drivers/
Dtegra_gic.h18 uint64_t spsr_el3; member
/external/arm-trusted-firmware/bl1/aarch64/
Dbl1_exceptions.S183 msr spsr_el3, x1
270 mrs x16, spsr_el3
/external/arm-trusted-firmware/bl31/aarch64/
Dea_delegate.S243 mrs x2, spsr_el3
296 msr spsr_el3, x1
Druntime_exceptions.S143 mrs x0, spsr_el3
400 mrs x16, spsr_el3
Dcrash_reporting.S284 mrs x14, spsr_el3
/external/arm-trusted-firmware/bl2/aarch64/
Dbl2_el3_entrypoint.S100 msr spsr_el3, x1
/external/u-boot/arch/arm/include/asm/
Dmacro.h206 msr spsr_el3, \tmp
225 msr spsr_el3, \tmp
/external/arm-trusted-firmware/plat/renesas/rcar/aarch64/
Dplat_helpers.S191 msr spsr_el3, x1
/external/arm-trusted-firmware/include/arch/aarch64/
Darch_helpers.h245 DEFINE_SYSREG_RW_FUNCS(spsr_el3) in DEFINE_SYSREG_READ_FUNC()
/external/arm-trusted-firmware/lib/el3_runtime/aarch64/
Dcontext.S505 msr spsr_el3, x16
/external/capstone/suite/MC/AArch64/
Dbasic-a64-instructions.s.cs1559 0x0c,0x40,0x1e,0xd5 = msr spsr_el3, x12
1870 0x09,0x40,0x3e,0xd5 = mrs x9, spsr_el3
/external/llvm/test/MC/Disassembler/AArch64/
Dbasic-a64-instructions.txt3285 # CHECK: msr {{spsr_el3|SPSR_EL3}}, x12
3577 # CHECK: mrs x9, {{spsr_el3|SPSR_EL3}}
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AArch64/
Dbasic-a64-instructions.txt3269 # CHECK: msr {{spsr_el3|SPSR_EL3}}, x12
3562 # CHECK: mrs x9, {{spsr_el3|SPSR_EL3}}
/external/arm-trusted-firmware/docs/design/
Dfirmware-design.rst1217 spsr_el3 :0x00000000800003CC