Home
last modified time | relevance | path

Searched defs:Def1 (Results 1 – 16 of 16) sorted by relevance

/external/clang/test/SemaTemplate/
Dinstantiation-default-1.cpp4 template<> struct Def1<int> { struct
8 template<> struct Def1<const int> { // expected-note{{previous definition is here}} struct
12 template<> struct Def1<int&> { struct
39 template<> struct Def1<const int, const int> { }; // expected-error{{redefinition of 'Def1<const in… struct
/external/llvm-project/clang/test/SemaTemplate/
Dinstantiation-default-1.cpp4 template<> struct Def1<int> { struct
8 template<> struct Def1<const int> { // expected-note{{previous definition is here}} struct
12 template<> struct Def1<int&> { struct
39 template<> struct Def1<const int> { }; // expected-error{{redefinition of 'Def1<const int>'}} struct
/external/llvm/lib/Target/Hexagon/
DHexagonGenMux.cpp75 MachineInstr *Def1, *Def2; member
265 MachineInstr &Def1 = *It1, &Def2 = *It2; in genMuxInBlock() local
DHexagonEarlyIfConv.cpp444 MachineInstr *Def1 = MRI->getVRegDef(RO1.getReg()); in computePhiCost() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonGenMux.cpp110 MachineInstr *Def1, *Def2; member
304 MachineInstr &Def1 = *It1, &Def2 = *It2; in genMuxInBlock() local
DHexagonEarlyIfConv.cpp480 const MachineInstr *Def1 = MRI->getVRegDef(RA.getReg()); in computePhiCost() local
/external/llvm-project/llvm/lib/Target/Hexagon/
DHexagonGenMux.cpp110 MachineInstr *Def1, *Def2; member
304 MachineInstr &Def1 = *It1, &Def2 = *It2; in genMuxInBlock() local
DHexagonEarlyIfConv.cpp480 const MachineInstr *Def1 = MRI->getVRegDef(RA.getReg()); in computePhiCost() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCReduceCRLogicals.cpp472 MachineInstr *Def1 = lookThroughCRCopy(MIParam.getOperand(1).getReg(), in createCRLogicalOpInfo() local
/external/llvm-project/llvm/lib/Target/PowerPC/
DPPCReduceCRLogicals.cpp472 MachineInstr *Def1 = lookThroughCRCopy(MIParam.getOperand(1).getReg(), in createCRLogicalOpInfo() local
/external/llvm/lib/Target/ARM/
DARMBaseInstrInfo.cpp1517 MachineInstr *Def1 = MRI->getVRegDef(Addr1); in produceSameValue() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMBaseInstrInfo.cpp1807 MachineInstr *Def1 = MRI->getVRegDef(Addr1); in produceSameValue() local
/external/llvm-project/llvm/lib/Target/ARM/
DARMBaseInstrInfo.cpp1848 MachineInstr *Def1 = MRI->getVRegDef(Addr1); in produceSameValue() local
/external/llvm/lib/Target/SystemZ/
DSystemZISelLowering.cpp4216 bool Def1 = !Elems[I1].isUndef(); in buildVector() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/
DSystemZISelLowering.cpp4865 bool Def1 = !Elems[I1].isUndef(); in buildVector() local
/external/llvm-project/llvm/lib/Target/SystemZ/
DSystemZISelLowering.cpp5094 bool Def1 = !Elems[I1].isUndef(); in buildVector() local