Home
last modified time | relevance | path

Searched defs:SPReg (Results 1 – 25 of 50) sorted by relevance

12

/external/llvm/lib/Target/WebAssembly/
DWebAssemblyFrameLowering.cpp141 unsigned SPReg = MRI.createVirtualRegister(PtrRC); in emitPrologue() local
195 unsigned SPReg = 0; in emitEpilogue() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/
DRISCVFrameLowering.cpp117 Register SPReg = getSPReg(STI); in emitPrologue() local
251 Register SPReg = getSPReg(STI); in emitEpilogue() local
427 Register SPReg = RISCV::X2; in eliminateCallFramePseudoInstr() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/
DWebAssemblyFrameLowering.cpp174 unsigned SPReg = WebAssembly::SP32; in emitPrologue() local
240 unsigned SPReg = 0; in emitEpilogue() local
/external/llvm-project/llvm/lib/Target/WebAssembly/
DWebAssemblyFrameLowering.cpp229 unsigned SPReg = getSPReg(MF); in emitPrologue() local
292 unsigned SPReg = 0; in emitEpilogue() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSIFrameLowering.cpp95 unsigned ScratchRsrcReg, unsigned SPReg, int FI) { in buildPrologSpill()
143 unsigned ScratchRsrcReg, unsigned SPReg, int FI) { in buildEpilogReload()
493 unsigned SPReg = MFI->getStackPtrOffsetReg(); in emitEntryFunctionPrologue() local
1112 unsigned SPReg = MFI->getStackPtrOffsetReg(); in eliminateCallFramePseudoInstr() local
/external/llvm-project/llvm/lib/Target/RISCV/
DRISCVFrameLowering.cpp321 Register SPReg = getSPReg(STI); in emitPrologue() local
506 Register SPReg = getSPReg(STI); in emitEpilogue() local
708 Register SPReg = RISCV::X2; in eliminateCallFramePseudoInstr() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86RetpolineThunks.cpp232 const unsigned SPReg = Is64Bit ? X86::RSP : X86::ESP; in insertRegReturnAddrClobber() local
DX86CallLowering.cpp111 Register SPReg = MRI.createGenericVirtualRegister(p0); in getStackAddress() local
DX86FrameLowering.cpp1544 unsigned SPReg; in getPSPSlotOffsetFromSP() local
2666 unsigned ScratchReg, SPReg, PReg, SPLimitOffset; in adjustForHiPEPrologue() local
/external/llvm-project/llvm/lib/Target/AMDGPU/
DSIFrameLowering.cpp141 Register ScratchRsrcReg, Register SPReg, int FI) { in buildPrologSpill()
226 Register ScratchRsrcReg, Register SPReg, int FI) { in buildEpilogReload()
625 Register SPReg = MFI->getStackPtrOffsetReg(); in emitEntryFunctionPrologue() local
1394 Register SPReg = MFI->getStackPtrOffsetReg(); in eliminateCallFramePseudoInstr() local
/external/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/
DMipsNaClELFStreamer.cpp136 unsigned SPReg = MI.getOperand(0).getReg(); in sandboxLoadStoreStackChange() local
/external/llvm-project/llvm/lib/Target/X86/
DX86IndirectThunks.cpp246 const Register SPReg = Is64Bit ? X86::RSP : X86::ESP; in populateThunk() local
DX86CallLowering.cpp110 auto SPReg = in getStackAddress() local
/external/llvm/lib/Target/Mips/MCTargetDesc/
DMipsNaClELFStreamer.cpp128 unsigned SPReg = MI.getOperand(0).getReg(); in sandboxLoadStoreStackChange() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/MCTargetDesc/
DMipsNaClELFStreamer.cpp136 unsigned SPReg = MI.getOperand(0).getReg(); in sandboxLoadStoreStackChange() local
/external/llvm-project/llvm/lib/Target/PowerPC/
DPPCFrameLowering.cpp645 Register SPReg = isPPC64 ? PPC::X1 : PPC::R1; in emitPrologue() local
1214 Register SPReg = isPPC64 ? PPC::X1 : PPC::R1; in inlineStackProbe() local
1515 Register SPReg = isPPC64 ? PPC::X1 : PPC::R1; in emitEpilogue() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMCallLowering.cpp102 Register SPReg = MRI.createGenericVirtualRegister(p0); in getStackAddress() local
/external/llvm-project/llvm/lib/Target/ARM/
DARMCallLowering.cpp101 auto SPReg = MIRBuilder.buildCopy(p0, Register(ARM::SP)); in getStackAddress() local
/external/llvm/lib/Target/PowerPC/
DPPCFrameLowering.cpp747 unsigned SPReg = isPPC64 ? PPC::X1 : PPC::R1; in emitPrologue() local
1129 unsigned SPReg = isPPC64 ? PPC::X1 : PPC::R1; in emitEpilogue() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCFrameLowering.cpp831 unsigned SPReg = isPPC64 ? PPC::X1 : PPC::R1; in emitPrologue() local
1402 unsigned SPReg = isPPC64 ? PPC::X1 : PPC::R1; in emitEpilogue() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsCallLowering.cpp294 Register SPReg = MRI.createGenericVirtualRegister(p0); in getStackAddress() local
/external/llvm-project/llvm/lib/Target/Mips/
DMipsCallLowering.cpp265 auto SPReg = MIRBuilder.buildCopy(p0, Register(Mips::SP)); in getStackAddress() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64CallLowering.cpp156 Register SPReg = MRI.createGenericVirtualRegister(p0); in getStackAddress() local
/external/llvm/lib/Target/X86/
DX86FrameLowering.cpp1437 unsigned SPReg; in getPSPSlotOffsetFromSP() local
2448 unsigned ScratchReg, SPReg, PReg, SPLimitOffset; in adjustForHiPEPrologue() local
/external/llvm-project/llvm/lib/Target/AArch64/GISel/
DAArch64CallLowering.cpp229 Register SPReg; member

12