Home
last modified time | relevance | path

Searched refs:BB0_3 (Results 1 – 25 of 60) sorted by relevance

123

/external/llvm-project/llvm/test/CodeGen/Mips/
Dlongbranch.ll56 ; O32-PIC-NEXT: bnez $4, $BB0_3
69 ; O32-PIC-NEXT: $BB0_3: # %then
82 ; O32-STATIC-NEXT: j $BB0_3
88 ; O32-STATIC-NEXT: $BB0_3: # %end
96 ; O32-R6-PIC-NEXT: bnez $4, $BB0_3
109 ; O32-R6-PIC-NEXT: $BB0_3: # %then
121 ; O32-R6-STATIC-NEXT: bc $BB0_3
126 ; O32-R6-STATIC-NEXT: $BB0_3: # %end
210 ; MICROMIPS-NEXT: bnez $4, $BB0_3
223 ; MICROMIPS-NEXT: $BB0_3: # %then
[all …]
Dpseudo-jump-fill.ll15 ; CHECK-NEXT: beqz $1, $BB0_3
29 ; CHECK-NEXT: $BB0_3:
Danalyzebranch.ll22 ; MIPS32-NEXT: bc1t $BB0_3
27 ; MIPS32-NEXT: $BB0_3: # %return
43 ; MIPS32R2-NEXT: bc1t $BB0_3
48 ; MIPS32R2-NEXT: $BB0_3: # %return
67 ; MIPS32r6-NEXT: bnezc $1, $BB0_3
71 ; MIPS32r6-NEXT: $BB0_3: # %return
/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Di1-copy-from-loop.ll11 ; SI-NEXT: s_branch BB0_3
13 ; SI-NEXT: ; in Loop: Header=BB0_3 Depth=1
16 ; SI-NEXT: ; in Loop: Header=BB0_3 Depth=1
24 ; SI-NEXT: BB0_3: ; %for.body
31 ; SI-NEXT: ; in Loop: Header=BB0_3 Depth=1
41 ; SI-NEXT: ; in Loop: Header=BB0_3 Depth=1
Ddivergent-branch-uniform-condition.ll29 ; ISA-NEXT: s_branch BB0_3
31 ; ISA-NEXT: ; in Loop: Header=BB0_3 Depth=1
36 ; ISA-NEXT: ; in Loop: Header=BB0_3 Depth=1
44 ; ISA-NEXT: BB0_3: ; %loop
51 ; ISA-NEXT: ; in Loop: Header=BB0_3 Depth=1
56 ; ISA-NEXT: ; in Loop: Header=BB0_3 Depth=1
Dsi-annotate-cfg-loop-assert.ll13 ; CHECK-NEXT: s_cbranch_vccnz BB0_3
20 ; CHECK-NEXT: BB0_3: ; %DummyReturnBlock
Dlds-m0-init-in-loop.ll6 ; GCN: s_cbranch_scc1 BB0_3
19 ; GCN: BB0_3:
Datomic_optimizations_pixelshader.ll28 ; GFX7-NEXT: s_cbranch_execz BB0_3
33 ; GFX7-NEXT: BB0_3:
61 ; GFX8-NEXT: s_cbranch_execz BB0_3
66 ; GFX8-NEXT: BB0_3:
94 ; GFX9-NEXT: s_cbranch_execz BB0_3
99 ; GFX9-NEXT: BB0_3:
127 ; GFX1064-NEXT: s_cbranch_execz BB0_3
132 ; GFX1064-NEXT: BB0_3:
160 ; GFX1032-NEXT: s_cbranch_execz BB0_3
165 ; GFX1032-NEXT: BB0_3:
/external/llvm-project/llvm/test/MC/Mips/
Delf-gprel-32-64.s45 b $BB0_3
59 $BB0_3: # %return
80 .gpdword ($BB0_3)
Ddo_switch1.s44 $BB0_3: # %bb5
69 .4byte ($BB0_3)
Ddo_switch2.s46 $BB0_3: # %bb5
71 .gpword ($BB0_3)
Ddo_switch3.s51 $BB0_3: # %bb5
76 .gpdword ($BB0_3)
/external/llvm/test/MC/Mips/
Delf-gprel-32-64.s45 b $BB0_3
59 $BB0_3: # %return
80 .gpdword ($BB0_3)
Ddo_switch1.s44 $BB0_3: # %bb5
69 .4byte ($BB0_3)
Ddo_switch2.s46 $BB0_3: # %bb5
71 .gpword ($BB0_3)
Ddo_switch3.s51 $BB0_3: # %bb5
76 .gpdword ($BB0_3)
/external/llvm-project/llvm/test/CodeGen/PowerPC/
Daix-lower-jump-table.ll99 ; 32SMALL-ASM: L..BB0_3:
109 ; 32SMALL-ASM: .vbyte 4, L..BB0_3-L..JTI0_0
126 ; 32LARGE-ASM: L..BB0_3:
136 ; 32LARGE-ASM: .vbyte 4, L..BB0_3-L..JTI0_0
152 ; 64SMALL-ASM: L..BB0_3:
162 ; 64SMALL-ASM: .vbyte 4, L..BB0_3-L..JTI0_0
179 ; 64LARGE-ASM: L..BB0_3:
189 ; 64LARGE-ASM: .vbyte 4, L..BB0_3-L..JTI0_0
195 ; FUNC-ASM: L..BB0_3:
205 ; FUNC-ASM: .vbyte 4, L..BB0_3-L..JTI0_0
/external/llvm-project/llvm/test/MC/AMDGPU/
Doffsetbug_one_and_one.s8 s_cbranch_execz BB0_3
76 BB0_3: label
Doffsetbug_twice.s36 s_cbranch_execz BB0_3
104 BB0_3: label
/external/llvm-project/llvm/test/CodeGen/RISCV/
Dremat.ll57 ; RV32I-NEXT: # in Loop: Header=BB0_3 Depth=1
67 ; RV32I-NEXT: # in Loop: Header=BB0_3 Depth=1
75 ; RV32I-NEXT: # in Loop: Header=BB0_3 Depth=1
79 ; RV32I-NEXT: # in Loop: Header=BB0_3 Depth=1
88 ; RV32I-NEXT: # in Loop: Header=BB0_3 Depth=1
92 ; RV32I-NEXT: # in Loop: Header=BB0_3 Depth=1
101 ; RV32I-NEXT: # in Loop: Header=BB0_3 Depth=1
105 ; RV32I-NEXT: # in Loop: Header=BB0_3 Depth=1
/external/llvm-project/llvm/test/CodeGen/X86/
D2007-01-13-StackPtrIndex.ll57 ; CHECK-NEXT: # in Loop: Header=BB0_3 Depth=1
79 ; CHECK-NEXT: # in Loop: Header=BB0_3 Depth=1
84 ; CHECK-NEXT: # Parent Loop BB0_3 Depth=1
89 ; CHECK-NEXT: # in Loop: Header=BB0_3 Depth=1
94 ; CHECK-NEXT: # Parent Loop BB0_3 Depth=1
99 ; CHECK-NEXT: # in Loop: Header=BB0_3 Depth=1
104 ; CHECK-NEXT: # in Loop: Header=BB0_3 Depth=1
110 ; CHECK-NEXT: # in Loop: Header=BB0_3 Depth=1
115 ; CHECK-NEXT: # in Loop: Header=BB0_3 Depth=1
120 ; CHECK-NEXT: # Parent Loop BB0_3 Depth=1
[all …]
Dlsr-negative-stride.ll29 ; CHECK-NEXT: # Child Loop BB0_3 Depth 2
38 ; CHECK-NEXT: # in Loop: Header=BB0_3 Depth=2
/external/llvm-project/llvm/test/CodeGen/Mips/Fast-ISel/
Dicmpbr1.ll21 ; CHECK-NEXT: bgtz $[[REG3]], $BB0_3
24 ; CHECK: $BB0_3: # %bb2
/external/llvm/test/CodeGen/AMDGPU/
Dlds-m0-init-in-loop.ll6 ; GCN: s_cbranch_scc1 BB0_3
17 ; GCN: BB0_3:
/external/llvm-project/llvm/test/CodeGen/Mips/indirect-jump-hazard/
Dlong-branch.ll32 ; O32-PIC-NEXT: bnez $4, $BB0_3
45 ; O32-PIC-NEXT: $BB0_3: # %then
57 ; O32-R6-PIC-NEXT: bnez $4, $BB0_3
70 ; O32-R6-PIC-NEXT: $BB0_3: # %then

123