| /external/arm-trusted-firmware/bl1/ |
| D | bl1.ld.S | 24 RAM (rwx): ORIGIN = BL1_RW_BASE, LENGTH = BL1_RW_LIMIT - BL1_RW_BASE
94 . = BL1_RW_BASE;
95 ASSERT(BL1_RW_BASE == ALIGN(PAGE_SIZE),
|
| D | bl1_main.c | 47 assert(BL1_RW_BASE > bl1_mem_layout->total_base); in bl1_calc_bl2_mem_layout()
49 bl2_mem_layout->total_size = BL1_RW_BASE - bl1_mem_layout->total_base; in bl1_calc_bl2_mem_layout()
|
| /external/arm-trusted-firmware/include/plat/arm/common/ |
| D | arm_def.h | 248 BL1_RW_BASE, \
249 BL1_RW_LIMIT - BL1_RW_BASE, \
388 #define BL1_RW_BASE (ARM_BL_RAM_BASE + \ macro
398 #define ROMLIB_RW_BASE (BL1_RW_BASE + PLAT_ARM_MAX_BL1_RW_SIZE)
414 #define BL2_BASE (BL1_RW_BASE - PLAT_ARM_MAX_BL2_SIZE)
415 #define BL2_LIMIT BL1_RW_BASE
|
| /external/arm-trusted-firmware/plat/hisilicon/poplar/include/ |
| D | poplar_layout.h | 121 #define BL1_RW_BASE (LLOADER_TEXT_BASE + BL1_RW_OFFSET) macro
122 #define BL1_RW_LIMIT (BL1_RW_BASE + BL1_RW_SIZE)
|
| /external/arm-trusted-firmware/plat/hisilicon/hikey960/aarch64/ |
| D | hikey960_common.c | 29 #define MAP_BL1_RW MAP_REGION_FLAT(BL1_RW_BASE, \
30 BL1_RW_LIMIT - BL1_RW_BASE, \
|
| /external/arm-trusted-firmware/include/plat/marvell/armada/a3k/common/ |
| D | marvell_def.h | 148 #define BL1_RW_BASE (MARVELL_BL_RAM_BASE + \ macro
173 #define BL31_PROGBITS_LIMIT BL1_RW_BASE
|
| /external/arm-trusted-firmware/plat/arm/board/a5ds/include/ |
| D | platform_def.h | 221 #define BL1_RW_BASE (ARM_BL_RAM_BASE + \ macro
233 #define BL2_BASE (BL1_RW_BASE - A5DS_MAX_BL2_SIZE)
234 #define BL2_LIMIT BL1_RW_BASE
|
| /external/arm-trusted-firmware/plat/arm/board/fvp_ve/include/ |
| D | platform_def.h | 204 #define BL1_RW_BASE (ARM_BL_RAM_BASE + \ macro
218 #define BL2_BASE (BL1_RW_BASE - FVP_VE_MAX_BL2_SIZE)
219 #define BL2_LIMIT BL1_RW_BASE
|
| /external/arm-trusted-firmware/include/plat/marvell/armada/a8k/common/ |
| D | marvell_def.h | 179 #define BL1_RW_BASE (MARVELL_BL_RAM_BASE + \ macro
208 #define BL31_PROGBITS_LIMIT BL1_RW_BASE
|
| /external/arm-trusted-firmware/plat/qemu/qemu_sbsa/include/ |
| D | platform_def.h | 118 #define BL1_RW_BASE (BL1_RW_LIMIT - BL1_SIZE) macro
139 #define BL31_LIMIT (BL1_RW_BASE)
140 #define BL31_PROGBITS_LIMIT BL1_RW_BASE
|
| /external/arm-trusted-firmware/plat/layerscape/board/ls1043/include/ |
| D | platform_def.h | 125 #define BL1_RW_BASE BL2_LIMIT macro
127 #define BL1_RW_BASE BL31_LIMIT macro
|
| /external/arm-trusted-firmware/plat/brcm/board/stingray/include/ |
| D | platform_def.h | 101 #define BL1_RW_BASE (BRCM_BL_RAM_BASE) macro
102 #define BL1_RW_LIMIT (BL1_RW_BASE + 0x12000)
|
| /external/arm-trusted-firmware/plat/rpi/rpi3/include/ |
| D | platform_def.h | 171 #define BL1_RW_BASE (BL1_RW_LIMIT - PLAT_MAX_BL1_RW_SIZE) macro
195 #define BL31_PROGBITS_LIMIT BL1_RW_BASE
|
| /external/arm-trusted-firmware/plat/qemu/qemu/include/ |
| D | platform_def.h | 126 #define BL1_RW_BASE (BL1_RW_LIMIT - 0x12000) macro
146 #define BL31_PROGBITS_LIMIT BL1_RW_BASE
|
| /external/arm-trusted-firmware/plat/hisilicon/hikey/include/ |
| D | hikey_layout.h | 40 #define BL1_RW_BASE (BL1_RO_LIMIT) /* 0xf981_8000 */ macro
|
| /external/arm-trusted-firmware/plat/hisilicon/hikey960/include/ |
| D | platform_def.h | 54 #define BL1_RW_BASE (BL1_RO_LIMIT) /* 1AC2_0000 */ macro
|
| /external/arm-trusted-firmware/plat/hisilicon/poplar/ |
| D | bl1_plat_setup.c | 72 bl1_tzram_layout.total_base = BL1_RW_BASE; in bl1_early_platform_setup()
|
| /external/arm-trusted-firmware/plat/hisilicon/hikey/ |
| D | hikey_bl1_setup.c | 52 bl1_tzram_layout.total_base = BL1_RW_BASE; in bl1_early_platform_setup()
|
| /external/arm-trusted-firmware/plat/intel/soc/common/include/ |
| D | platform_def.h | 122 #define BL1_RW_BASE (0xffe10000) macro
|
| /external/arm-trusted-firmware/plat/hisilicon/hikey960/ |
| D | hikey960_bl1_setup.c | 87 bl1_tzram_layout.total_base = BL1_RW_BASE; in bl1_early_platform_setup()
|
| /external/arm-trusted-firmware/docs/design/ |
| D | firmware-design.rst | 137 to the top of trusted SRAM as defined by the constant ``BL1_RW_BASE``.
|
| /external/arm-trusted-firmware/docs/getting_started/ |
| D | porting-guide.rst | 189 - **#define : BL1_RW_BASE**
|