Home
last modified time | relevance | path

Searched refs:BRW_OPCODE_XOR (Results 1 – 18 of 18) sorted by relevance

/external/mesa3d/src/intel/compiler/
Dbrw_eu.cpp607 { BRW_OPCODE_XOR, 7, "xor", 2, 1, GEN_LT(GEN12) },
608 { BRW_OPCODE_XOR, 103, "xor", 2, 1, GEN_GE(GEN12) },
Dbrw_vec4_cse.cpp57 case BRW_OPCODE_XOR: in is_expression()
Dbrw_shader.cpp852 case BRW_OPCODE_XOR: in is_commutative()
1035 case BRW_OPCODE_XOR: in can_do_cmod()
Dbrw_vec4_copy_propagation.cpp211 case BRW_OPCODE_XOR: in try_constant_propagate()
Dbrw_fs_cse.cpp56 case BRW_OPCODE_XOR: in is_expression()
Dbrw_fs_copy_propagation.cpp365 opcode == BRW_OPCODE_XOR || in is_logic_op()
773 case BRW_OPCODE_XOR: in try_constant_propagate()
Dbrw_eu_defines.h209 BRW_OPCODE_XOR, enumerator
Dbrw_ir_performance.cpp300 case BRW_OPCODE_XOR: in instruction_desc()
Dbrw_disasm.c80 opcode == BRW_OPCODE_XOR; in is_logic_instruction()
Dbrw_vec4_generator.cpp1578 case BRW_OPCODE_XOR: in generate_code()
Dbrw_fs_generator.cpp2071 case BRW_OPCODE_XOR: in generate_code()
Dbrw_fs_nir.cpp3945 case nir_op_ixor: return BRW_OPCODE_XOR; in brw_op_for_nir_reduction_op()
Dbrw_fs.cpp6518 case BRW_OPCODE_XOR: in get_lowered_simd_width()
/external/igt-gpu-tools/assembler/
Dlex.l126 "xor" { yylval.integer = BRW_OPCODE_XOR; return XOR; }
Dbrw_defines.h642 BRW_OPCODE_XOR = 7, enumerator
Dbrw_disasm.c63 [BRW_OPCODE_XOR] = { .name = "xor", .nsrc = 2, .ndst = 1 },
/external/mesa3d/src/intel/tools/
Di965_lex.l131 xor { yylval.integer = BRW_OPCODE_XOR; return XOR; }
Di965_gram.y237 case BRW_OPCODE_XOR: in i965_asm_binary_instruction()