Home
last modified time | relevance | path

Searched refs:MOReg (Results 1 – 25 of 31) sorted by relevance

12

/external/llvm/lib/CodeGen/
DTwoAddressInstructionPass.cpp205 unsigned MOReg = MO.getReg(); in sink3AddrInstruction() local
206 if (!MOReg) in sink3AddrInstruction()
208 if (MO.isUse() && MOReg != SavedReg) in sink3AddrInstruction()
274 unsigned MOReg = MO.getReg(); in sink3AddrInstruction() local
275 if (!MOReg) in sink3AddrInstruction()
277 if (DefReg == MOReg) in sink3AddrInstruction()
280 if (MO.isKill() || (LIS && isPlainlyKilled(&OtherMI, MOReg, LIS))) { in sink3AddrInstruction()
281 if (&OtherMI == KillMI && MOReg == SavedReg) in sink3AddrInstruction()
285 else if (UseRegs.count(MOReg)) in sink3AddrInstruction()
873 unsigned MOReg = MO.getReg(); in rescheduleMIBelowKill() local
[all …]
DDetectDeadLanes.cpp200 unsigned MOReg = MO.getReg(); in addUsedLanesOnOperand() local
201 if (!TargetRegisterInfo::isVirtualRegister(MOReg)) in addUsedLanesOnOperand()
207 UsedLanes &= MRI->getMaxLaneMaskForVReg(MOReg); in addUsedLanesOnOperand()
209 unsigned MORegIdx = TargetRegisterInfo::virtReg2Index(MOReg); in addUsedLanesOnOperand()
383 unsigned MOReg = MO.getReg(); in determineInitialDefinedLanes() local
384 if (!MOReg) in determineInitialDefinedLanes()
388 if (TargetRegisterInfo::isPhysicalRegister(MOReg)) { in determineInitialDefinedLanes()
393 assert(TargetRegisterInfo::isVirtualRegister(MOReg)); in determineInitialDefinedLanes()
394 if (MRI->hasOneDef(MOReg)) { in determineInitialDefinedLanes()
395 const MachineOperand &MODef = *MRI->def_begin(MOReg); in determineInitialDefinedLanes()
[all …]
DLiveVariables.cpp523 unsigned MOReg = MO.getReg(); in runOnInstr() local
525 if (!(TargetRegisterInfo::isPhysicalRegister(MOReg) && in runOnInstr()
526 MRI->isReserved(MOReg))) in runOnInstr()
529 UseRegs.push_back(MOReg); in runOnInstr()
534 if (TargetRegisterInfo::isPhysicalRegister(MOReg) && in runOnInstr()
535 !MRI->isReserved(MOReg)) in runOnInstr()
537 DefRegs.push_back(MOReg); in runOnInstr()
544 unsigned MOReg = UseRegs[i]; in runOnInstr() local
545 if (TargetRegisterInfo::isVirtualRegister(MOReg)) in runOnInstr()
546 HandleVirtRegUse(MOReg, MBB, MI); in runOnInstr()
[all …]
DMachineInstrBundle.cpp312 unsigned MOReg = MO.getReg(); in analyzePhysReg() local
313 if (!MOReg || !TargetRegisterInfo::isPhysicalRegister(MOReg)) in analyzePhysReg()
316 if (!TRI->regsOverlap(MOReg, Reg)) in analyzePhysReg()
319 bool Covered = TRI->isSuperRegisterEq(Reg, MOReg); in analyzePhysReg()
DMachineInstr.cpp1293 unsigned MOReg = MO.getReg(); in findRegisterUseOperandIdx() local
1294 if (!MOReg) in findRegisterUseOperandIdx()
1296 if (MOReg == Reg || in findRegisterUseOperandIdx()
1298 TargetRegisterInfo::isPhysicalRegister(MOReg) && in findRegisterUseOperandIdx()
1300 TRI->isSubRegister(MOReg, Reg))) in findRegisterUseOperandIdx()
1351 unsigned MOReg = MO.getReg(); in findRegisterDefOperandIdx() local
1352 bool Found = (MOReg == Reg); in findRegisterDefOperandIdx()
1354 TargetRegisterInfo::isPhysicalRegister(MOReg)) { in findRegisterDefOperandIdx()
1356 Found = TRI->regsOverlap(MOReg, Reg); in findRegisterDefOperandIdx()
1358 Found = TRI->isSubRegister(MOReg, Reg); in findRegisterDefOperandIdx()
[all …]
DTargetInstrInfo.cpp1137 const MachineOperand &MOReg = MI.getOperand(OpIdx); in getRegSequenceInputs() local
1142 InputRegs.push_back(RegSubRegPairAndIdx(MOReg.getReg(), MOReg.getSubReg(), in getRegSequenceInputs()
1160 const MachineOperand &MOReg = MI.getOperand(1); in getExtractSubregInputs() local
1165 InputReg.Reg = MOReg.getReg(); in getExtractSubregInputs()
1166 InputReg.SubReg = MOReg.getSubReg(); in getExtractSubregInputs()
DMachineCSE.cpp317 unsigned MOReg = MO.getReg(); in PhysRegDefsReach() local
318 if (TargetRegisterInfo::isVirtualRegister(MOReg)) in PhysRegDefsReach()
320 if (PhysRefs.count(MOReg)) in PhysRegDefsReach()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DTwoAddressInstructionPass.cpp233 Register MOReg = MO.getReg(); in sink3AddrInstruction() local
234 if (!MOReg) in sink3AddrInstruction()
236 if (MO.isUse() && MOReg != SavedReg) in sink3AddrInstruction()
302 Register MOReg = MO.getReg(); in sink3AddrInstruction() local
303 if (!MOReg) in sink3AddrInstruction()
305 if (DefReg == MOReg) in sink3AddrInstruction()
308 if (MO.isKill() || (LIS && isPlainlyKilled(&OtherMI, MOReg, LIS))) { in sink3AddrInstruction()
309 if (&OtherMI == KillMI && MOReg == SavedReg) in sink3AddrInstruction()
313 else if (UseRegs.count(MOReg)) in sink3AddrInstruction()
913 Register MOReg = MO.getReg(); in rescheduleMIBelowKill() local
[all …]
DDetectDeadLanes.cpp197 Register MOReg = MO.getReg(); in addUsedLanesOnOperand() local
198 if (!Register::isVirtualRegister(MOReg)) in addUsedLanesOnOperand()
204 UsedLanes &= MRI->getMaxLaneMaskForVReg(MOReg); in addUsedLanesOnOperand()
206 unsigned MORegIdx = Register::virtReg2Index(MOReg); in addUsedLanesOnOperand()
380 Register MOReg = MO.getReg(); in determineInitialDefinedLanes() local
381 if (!MOReg) in determineInitialDefinedLanes()
385 if (Register::isPhysicalRegister(MOReg)) { in determineInitialDefinedLanes()
390 assert(Register::isVirtualRegister(MOReg)); in determineInitialDefinedLanes()
391 if (MRI->hasOneDef(MOReg)) { in determineInitialDefinedLanes()
392 const MachineOperand &MODef = *MRI->def_begin(MOReg); in determineInitialDefinedLanes()
[all …]
DLiveVariables.cpp523 Register MOReg = MO.getReg(); in runOnInstr() local
525 if (!(Register::isPhysicalRegister(MOReg) && MRI->isReserved(MOReg))) in runOnInstr()
528 UseRegs.push_back(MOReg); in runOnInstr()
533 if (Register::isPhysicalRegister(MOReg) && !MRI->isReserved(MOReg)) in runOnInstr()
535 DefRegs.push_back(MOReg); in runOnInstr()
542 unsigned MOReg = UseRegs[i]; in runOnInstr() local
543 if (Register::isVirtualRegister(MOReg)) in runOnInstr()
544 HandleVirtRegUse(MOReg, MBB, MI); in runOnInstr()
545 else if (!MRI->isReserved(MOReg)) in runOnInstr()
546 HandlePhysRegUse(MOReg, MI); in runOnInstr()
[all …]
DMachineInstrBundle.cpp329 Register MOReg = MO.getReg(); in AnalyzePhysRegInBundle() local
330 if (!MOReg || !Register::isPhysicalRegister(MOReg)) in AnalyzePhysRegInBundle()
333 if (!TRI->regsOverlap(MOReg, Reg)) in AnalyzePhysRegInBundle()
336 bool Covered = TRI->isSuperRegisterEq(Reg, MOReg); in AnalyzePhysRegInBundle()
DMachineInstr.cpp949 Register MOReg = MO.getReg(); in findRegisterUseOperandIdx() local
950 if (!MOReg) in findRegisterUseOperandIdx()
952 if (MOReg == Reg || (TRI && Reg && MOReg && TRI->regsOverlap(MOReg, Reg))) in findRegisterUseOperandIdx()
1003 Register MOReg = MO.getReg(); in findRegisterDefOperandIdx() local
1004 bool Found = (MOReg == Reg); in findRegisterDefOperandIdx()
1005 if (!Found && TRI && isPhys && Register::isPhysicalRegister(MOReg)) { in findRegisterDefOperandIdx()
1007 Found = TRI->regsOverlap(MOReg, Reg); in findRegisterDefOperandIdx()
1009 Found = TRI->isSubRegister(MOReg, Reg); in findRegisterDefOperandIdx()
1876 Register MOReg = MO.getReg(); in addRegisterDead() local
1877 if (!MOReg) in addRegisterDead()
[all …]
DTargetInstrInfo.cpp1227 const MachineOperand &MOReg = MI.getOperand(OpIdx); in getRegSequenceInputs() local
1228 if (MOReg.isUndef()) in getRegSequenceInputs()
1234 InputRegs.push_back(RegSubRegPairAndIdx(MOReg.getReg(), MOReg.getSubReg(), in getRegSequenceInputs()
1252 const MachineOperand &MOReg = MI.getOperand(1); in getExtractSubregInputs() local
1253 if (MOReg.isUndef()) in getExtractSubregInputs()
1259 InputReg.Reg = MOReg.getReg(); in getExtractSubregInputs()
1260 InputReg.SubReg = MOReg.getSubReg(); in getExtractSubregInputs()
DMachineCSE.cpp382 Register MOReg = MO.getReg(); in PhysRegDefsReach() local
383 if (Register::isVirtualRegister(MOReg)) in PhysRegDefsReach()
385 if (PhysRefs.count(MOReg)) in PhysRegDefsReach()
/external/llvm-project/llvm/lib/CodeGen/
DTwoAddressInstructionPass.cpp773 Register MOReg = MO.getReg(); in rescheduleMIBelowKill() local
774 if (!MOReg) in rescheduleMIBelowKill()
777 Defs.push_back(MOReg); in rescheduleMIBelowKill()
779 Uses.push_back(MOReg); in rescheduleMIBelowKill()
780 if (MOReg != Reg && (MO.isKill() || in rescheduleMIBelowKill()
781 (LIS && isPlainlyKilled(MI, MOReg, LIS)))) in rescheduleMIBelowKill()
782 Kills.push_back(MOReg); in rescheduleMIBelowKill()
817 Register MOReg = MO.getReg(); in rescheduleMIBelowKill() local
818 if (!MOReg) in rescheduleMIBelowKill()
821 if (regOverlapsSet(Uses, MOReg, TRI)) in rescheduleMIBelowKill()
[all …]
DDetectDeadLanes.cpp194 Register MOReg = MO.getReg(); in addUsedLanesOnOperand() local
195 if (!Register::isVirtualRegister(MOReg)) in addUsedLanesOnOperand()
201 UsedLanes &= MRI->getMaxLaneMaskForVReg(MOReg); in addUsedLanesOnOperand()
203 unsigned MORegIdx = Register::virtReg2Index(MOReg); in addUsedLanesOnOperand()
377 Register MOReg = MO.getReg(); in determineInitialDefinedLanes() local
378 if (!MOReg) in determineInitialDefinedLanes()
382 if (Register::isPhysicalRegister(MOReg)) { in determineInitialDefinedLanes()
387 assert(Register::isVirtualRegister(MOReg)); in determineInitialDefinedLanes()
388 if (MRI->hasOneDef(MOReg)) { in determineInitialDefinedLanes()
389 const MachineOperand &MODef = *MRI->def_begin(MOReg); in determineInitialDefinedLanes()
[all …]
DLiveVariables.cpp523 Register MOReg = MO.getReg(); in runOnInstr() local
525 if (!(Register::isPhysicalRegister(MOReg) && MRI->isReserved(MOReg))) in runOnInstr()
528 UseRegs.push_back(MOReg); in runOnInstr()
533 if (Register::isPhysicalRegister(MOReg) && !MRI->isReserved(MOReg)) in runOnInstr()
535 DefRegs.push_back(MOReg); in runOnInstr()
542 unsigned MOReg = UseRegs[i]; in runOnInstr() local
543 if (Register::isVirtualRegister(MOReg)) in runOnInstr()
544 HandleVirtRegUse(MOReg, MBB, MI); in runOnInstr()
545 else if (!MRI->isReserved(MOReg)) in runOnInstr()
546 HandlePhysRegUse(MOReg, MI); in runOnInstr()
[all …]
DMachineInstrBundle.cpp328 Register MOReg = MO.getReg(); in AnalyzePhysRegInBundle() local
329 if (!MOReg || !Register::isPhysicalRegister(MOReg)) in AnalyzePhysRegInBundle()
332 if (!TRI->regsOverlap(MOReg, Reg)) in AnalyzePhysRegInBundle()
335 bool Covered = TRI->isSuperRegisterEq(Reg, MOReg); in AnalyzePhysRegInBundle()
DMachineInstr.cpp993 Register MOReg = MO.getReg(); in findRegisterUseOperandIdx() local
994 if (!MOReg) in findRegisterUseOperandIdx()
996 if (MOReg == Reg || (TRI && Reg && MOReg && TRI->regsOverlap(MOReg, Reg))) in findRegisterUseOperandIdx()
1047 Register MOReg = MO.getReg(); in findRegisterDefOperandIdx() local
1048 bool Found = (MOReg == Reg); in findRegisterDefOperandIdx()
1049 if (!Found && TRI && isPhys && Register::isPhysicalRegister(MOReg)) { in findRegisterDefOperandIdx()
1051 Found = TRI->regsOverlap(MOReg, Reg); in findRegisterDefOperandIdx()
1053 Found = TRI->isSubRegister(MOReg, Reg); in findRegisterDefOperandIdx()
1968 Register MOReg = MO.getReg(); in addRegisterDead() local
1969 if (!MOReg) in addRegisterDead()
[all …]
DTargetInstrInfo.cpp1300 const MachineOperand &MOReg = MI.getOperand(OpIdx); in getRegSequenceInputs() local
1301 if (MOReg.isUndef()) in getRegSequenceInputs()
1307 InputRegs.push_back(RegSubRegPairAndIdx(MOReg.getReg(), MOReg.getSubReg(), in getRegSequenceInputs()
1325 const MachineOperand &MOReg = MI.getOperand(1); in getExtractSubregInputs() local
1326 if (MOReg.isUndef()) in getExtractSubregInputs()
1332 InputReg.Reg = MOReg.getReg(); in getExtractSubregInputs()
1333 InputReg.SubReg = MOReg.getSubReg(); in getExtractSubregInputs()
DMachineCSE.cpp382 Register MOReg = MO.getReg(); in PhysRegDefsReach() local
383 if (Register::isVirtualRegister(MOReg)) in PhysRegDefsReach()
385 if (PhysRefs.count(MOReg.asMCReg())) in PhysRegDefsReach()
/external/llvm-project/llvm/lib/Target/Hexagon/
DHexagonSubtarget.cpp500 Register MOReg = MO.getReg(); in restoreLatency() local
502 IsSameOrSubReg = (MOReg == DepR); in restoreLatency()
504 IsSameOrSubReg = getRegisterInfo()->isSubRegisterEq(DepR, MOReg); in restoreLatency()
/external/llvm/lib/Target/SystemZ/
DSystemZElimCompare.cpp135 if (unsigned MOReg = MO.getReg()) { in getRegReferences() local
136 if (TRI->regsOverlap(MOReg, Reg)) { in getRegReferences()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/
DSystemZElimCompare.cpp150 if (Register MOReg = MO.getReg()) { in getRegReferences() local
151 if (TRI->regsOverlap(MOReg, Reg)) { in getRegReferences()
/external/llvm-project/llvm/lib/Target/SystemZ/
DSystemZElimCompare.cpp150 if (Register MOReg = MO.getReg()) { in getRegReferences() local
151 if (TRI->regsOverlap(MOReg, Reg)) { in getRegReferences()

12