/external/vixl/test/aarch32/ |
D | test-simulator-cond-rd-rn-rm-q-t32.cc | 461 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local 473 __ Msr(APSR_nzcvq, q_bit); in TestHelper() local 479 __ Msr(APSR_g, ge_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-rm-sel-t32.cc | 454 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local 466 __ Msr(APSR_nzcvq, q_bit); in TestHelper() local 472 __ Msr(APSR_g, ge_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-rm-sel-a32.cc | 454 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local 466 __ Msr(APSR_nzcvq, q_bit); in TestHelper() local 472 __ Msr(APSR_g, ge_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-rm-q-a32.cc | 461 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local 473 __ Msr(APSR_nzcvq, q_bit); in TestHelper() local 479 __ Msr(APSR_g, ge_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-rm-ge-a32.cc | 477 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local 489 __ Msr(APSR_nzcvq, q_bit); in TestHelper() local 495 __ Msr(APSR_g, ge_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-rm-ge-t32.cc | 477 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local 489 __ Msr(APSR_nzcvq, q_bit); in TestHelper() local 495 __ Msr(APSR_g, ge_bits); in TestHelper() local
|
D | test-simulator-cond-rd-operand-const-a32.cc | 523 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-operand-imm16-t32.cc | 476 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-operand-const-t32.cc | 638 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-rm-t32.cc | 1563 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local 1575 __ Msr(APSR_nzcvq, q_bit); in TestHelper() local 1581 __ Msr(APSR_g, ge_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-rm-a32.cc | 1565 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local 1577 __ Msr(APSR_nzcvq, q_bit); in TestHelper() local 1583 __ Msr(APSR_g, ge_bits); in TestHelper() local
|
D | test-simulator-cond-rd-operand-rn-a32.cc | 560 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-operand-rn-ror-amount-t32.cc | 625 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-operand-rn-t32.cc | 560 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-operand-rn-ror-amount-a32.cc | 625 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rdlow-rnlow-rmlow-t32.cc | 942 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-t32.cc | 919 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-a32.cc | 919 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-operand-rn-shift-amount-1to32-a32.cc | 929 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-operand-rn-shift-amount-1to32-t32.cc | 929 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-operand-rm-a32.cc | 1159 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-operand-rm-t32.cc | 1159 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-a32.cc | 908 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
D | test-simulator-cond-rd-rn-operand-rm-ror-amount-a32.cc | 1160 __ Msr(APSR_nzcvq, nzcv_bits); in TestHelper() local
|
/external/vixl/test/aarch64/ |
D | test-assembler-sve-aarch64.cc | 2756 __ Msr(NZCV, x10); in TEST() local 2769 __ Msr(NZCV, x10); in TEST() local 2850 __ Msr(NZCV, x10); in PfirstPnextHelper() local 2858 __ Msr(NZCV, x10); in PfirstPnextHelper() local 2868 __ Msr(NZCV, x10); in PfirstPnextHelper() local 3016 __ Msr(NZCV, x10); in TEST_SVE() local 3020 __ Msr(NZCV, x10); in TEST_SVE() local 3024 __ Msr(NZCV, x10); in TEST_SVE() local 3028 __ Msr(NZCV, x10); in TEST_SVE() local 3357 __ Msr(NZCV, x10); in TEST_SVE() local [all …]
|