Searched refs:Recip (Results 1 – 10 of 10) sorted by relevance
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUCodeGenPrepare.cpp | 706 Value *Recip = Builder.CreateCall(Decl, { Den }); in optimizeWithRcp() local
707 return Builder.CreateFMul(Num, Recip); in optimizeWithRcp()
|
| D | SIISelLowering.cpp | 8254 SDValue Recip = DAG.getNode(AMDGPUISD::RCP, SL, VT, RHS); in lowerFastUnsafeFDIV() local
8255 return DAG.getNode(ISD::FMUL, SL, VT, LHS, Recip, Flags); in lowerFastUnsafeFDIV()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIISelLowering.cpp | 2150 SDValue Recip = DAG.getNode(AMDGPUISD::RCP, SL, VT, RHS); in LowerFastFDIV() local
2151 return DAG.getNode(ISD::FMUL, SL, VT, LHS, Recip, &Flags); in LowerFastFDIV()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | DAGCombiner.cpp | 362 SDValue buildSqrtEstimateImpl(SDValue Op, SDNodeFlags *Flags, bool Recip);
8800 APFloat Recip(N1APF.getSemantics(), 1); // 1.0 in visitFDIV() local
8801 APFloat::opStatus st = Recip.divide(N1APF, APFloat::rmNearestTiesToEven); in visitFDIV()
8810 TLI.isFPImmLegal(Recip, VT))) in visitFDIV()
8812 DAG.getConstantFP(Recip, DL, VT), Flags); in visitFDIV()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | DAGCombiner.cpp | 544 SDValue buildSqrtEstimateImpl(SDValue Op, SDNodeFlags Flags, bool Recip);
12758 APFloat Recip(N1APF.getSemantics(), 1); // 1.0 in visitFDIV() local
12759 APFloat::opStatus st = Recip.divide(N1APF, APFloat::rmNearestTiesToEven); in visitFDIV()
12768 TLI.isFPImmLegal(Recip, VT, ForCodeSize))) in visitFDIV()
12770 DAG.getConstantFP(Recip, DL, VT), Flags); in visitFDIV()
|
| /external/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| D | DAGCombiner.cpp | 577 SDValue buildSqrtEstimateImpl(SDValue Op, SDNodeFlags Flags, bool Recip);
13778 APFloat Recip(N1APF.getSemantics(), 1); // 1.0 in visitFDIV() local
13779 APFloat::opStatus st = Recip.divide(N1APF, APFloat::rmNearestTiesToEven); in visitFDIV()
13788 TLI.isFPImmLegal(Recip, VT, ForCodeSize))) in visitFDIV()
13790 DAG.getConstantFP(Recip, DL, VT)); in visitFDIV()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCInstrVSX.td | 1026 // Recip. square root estimate
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SIISelLowering.cpp | 7588 SDValue Recip = DAG.getNode(AMDGPUISD::RCP, SL, VT, RHS); in lowerFastUnsafeFDIV() local
7589 return DAG.getNode(ISD::FMUL, SL, VT, LHS, Recip, Flags); in lowerFastUnsafeFDIV()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCInstrVSX.td | 1198 // Recip. square root estimate
|
| /external/llvm-project/llvm/lib/Target/PowerPC/ |
| D | PPCInstrVSX.td | 2617 // Recip. square root estimate
|