Home
last modified time | relevance | path

Searched refs:STXSD (Results 1 – 16 of 16) sorted by relevance

/external/llvm-project/lld/ELF/Arch/
DPPCInsns.def25 PCREL_OPT(STXSD, PSTXSD, ONLY_RST);
DPPC64.cpp91 STXSD = 0xf4000002, enumerator
444 case PPCLegacyInsn::STXSD: in isDSFormInstruction()
/external/llvm-project/llvm/lib/Target/PowerPC/
DPPCPreEmitPeephole.cpp77 case PPC::STXSD: in hasPCRelativeForm()
DPPCRegisterInfo.cpp128 ImmToIdxMap[PPC::STXSD] = PPC::STXSDX; in PPCRegisterInfo()
1100 case PPC::STXSD: in offsetMinAlignForOpcode()
DPPCInstrInfo.cpp2332 case PPC::STXSD: in isClusterableLdStOpcPair()
2481 UpperOpcode = PPC::STXSD; in expandVSXMemPseudo()
3828 III.ImmOpcode = PPC::STXSD; in instrHasImmForm()
DPPCInstrVSX.td1712 def STXSD : DSForm_1<61, 2, (outs), (ins vfrc:$vS, memrix:$dst),
3801 // The 8-byte version is repeated here due to availability of D-Form STXSD.
3808 (STXSD (COPY_TO_REGCLASS (XSCVQPSDZ f128:$src), VFRC),
3824 (STXSD (XSCVDPSXDS f64:$src), iaddrX4:$dst)>;
3839 (STXSD (COPY_TO_REGCLASS (XSCVQPUDZ f128:$src), VFRC),
3855 (STXSD (XSCVDPUXDS f64:$src), iaddrX4:$dst)>;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCRegisterInfo.cpp113 ImmToIdxMap[PPC::STXSD] = PPC::STXSDX; in PPCRegisterInfo()
979 case PPC::STXSD: in offsetMinAlignForOpcode()
DPPCInstrVSX.td3065 def STXSD : DSForm_1<61, 2, (outs), (ins vfrc:$vS, memrix:$dst),
3715 // The 8-byte version is repeated here due to availability of D-Form STXSD.
3722 (STXSD (COPY_TO_REGCLASS (XSCVQPSDZ f128:$src), VFRC),
3738 (STXSD (XSCVDPSXDS f64:$src), iaddrX4:$dst)>;
3753 (STXSD (COPY_TO_REGCLASS (XSCVQPUDZ f128:$src), VFRC),
3769 (STXSD (XSCVDPUXDS f64:$src), iaddrX4:$dst)>;
DPPCInstrInfo.cpp2066 UpperOpcode = PPC::STXSD; in expandVSXMemPseudo()
3395 III.ImmOpcode = PPC::STXSD; in instrHasImmForm()
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/PowerPC/
DPPCGenMCCodeEmitter.inc1635 UINT64_C(4093640706), // STXSD
4500 case PPC::STXSD:
8045 CEFBS_None, // STXSD = 1622
DPPCGenAsmWriter.inc3290 33574736U, // STXSD
5581 0U, // STXSD
DPPCGenDAGISel.inc2288 /* 5028*/ OPC_MorphNodeTo0, TARGET_VAL(PPC::STXSD), 0|OPFL_Chain,
2291 … // Dst: (STXSD (XSCVDPSXDS:{ *:[f64] } f64:{ *:[f64] }:$src), iaddrX4:{ *:[iPTR] }:$dst)
2351 /* 5166*/ OPC_MorphNodeTo0, TARGET_VAL(PPC::STXSD), 0|OPFL_Chain,
2354 …// Dst: (STXSD (COPY_TO_REGCLASS:{ *:[f64] } (XSCVQPSDZ:{ *:[f128] } f128:{ *:[f128] }:$src), VFRC…
2437 /* 5368*/ OPC_MorphNodeTo0, TARGET_VAL(PPC::STXSD), 0|OPFL_Chain,
2440 … // Dst: (STXSD (XSCVDPUXDS:{ *:[f64] } f64:{ *:[f64] }:$src), iaddrX4:{ *:[iPTR] }:$dst)
2500 /* 5506*/ OPC_MorphNodeTo0, TARGET_VAL(PPC::STXSD), 0|OPFL_Chain,
2503 …// Dst: (STXSD (COPY_TO_REGCLASS:{ *:[f64] } (XSCVQPUDZ:{ *:[f128] } f128:{ *:[f128] }:$src), VFRC…
DPPCGenDisassemblerTables.inc3174 /* 15088 */ MCD::OPC_Decode, 214, 12, 123, // Opcode: STXSD
DPPCGenInstrInfo.inc1637 STXSD = 1622,
4606 …L<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo144, -1 ,nullptr }, // Inst #1622 = STXSD
DPPCGenAsmMatcher.inc6368 …{ 9685 /* stxsd */, PPC::STXSD, Convert__RegVFRC1_0__DispRIX1_1__RegGxRCNoR01_2, AMFBS_None, { MCK…
/external/llvm/lib/Target/PowerPC/
DPPCInstrVSX.td2160 def STXSD : DSForm_1<61, 2, (outs), (ins vrrc:$vS, memrix:$dst),