Home
last modified time | relevance | path

Searched refs:SUBCARRY (Results 1 – 25 of 32) sorted by relevance

12

/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h243 ADDCARRY, SUBCARRY, enumerator
/external/llvm-project/llvm/include/llvm/CodeGen/
DISDOpcodes.h284 SUBCARRY, enumerator
/external/llvm-project/llvm/lib/Target/SystemZ/
DSystemZISelLowering.h100 SADDO, SSUBO, UADDO, USUBO, ADDCARRY, SUBCARRY, enumerator
DSystemZISelLowering.cpp187 setOperationAction(ISD::SUBCARRY, VT, Custom); in SystemZTargetLowering()
3697 while (Carry.getOpcode() == ISD::SUBCARRY) in isSubBorrowChain()
3731 case ISD::SUBCARRY: in lowerADDSUBCARRY()
3735 BaseOp = SystemZISD::SUBCARRY; in lowerADDSUBCARRY()
5397 case ISD::SUBCARRY: in LowerOperation()
5584 OPCODE(SUBCARRY); in getTargetNodeName()
DSystemZOperators.td287 def z_subcarry_1 : SDNode<"SystemZISD::SUBCARRY", SDT_ZBinaryWithCarry>;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/
DSystemZISelLowering.h99 SADDO, SSUBO, UADDO, USUBO, ADDCARRY, SUBCARRY, enumerator
DSystemZISelLowering.cpp183 setOperationAction(ISD::SUBCARRY, VT, Custom); in SystemZTargetLowering()
3645 while (Carry.getOpcode() == ISD::SUBCARRY) in isSubBorrowChain()
3679 case ISD::SUBCARRY: in lowerADDSUBCARRY()
3683 BaseOp = SystemZISD::SUBCARRY; in lowerADDSUBCARRY()
5141 case ISD::SUBCARRY: in LowerOperation()
5328 OPCODE(SUBCARRY); in getTargetNodeName()
DSystemZOperators.td282 def z_subcarry_1 : SDNode<"SystemZISD::SUBCARRY", SDT_ZBinaryWithCarry>;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DAMDGPUISelLowering.cpp1741 SDValue Sub1_Lo = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, LHS_Lo, in LowerUDIVREM64()
1743 SDValue Sub1_Hi = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, LHS_Hi, in LowerUDIVREM64()
1761 SDValue Sub2_Lo = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, Sub1_Lo, in LowerUDIVREM64()
1763 SDValue Sub2_Mi = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, Sub1_Mi, in LowerUDIVREM64()
1765 SDValue Sub2_Hi = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, Sub2_Mi, in LowerUDIVREM64()
1781 SDValue Sub3_Lo = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, Sub2_Lo, in LowerUDIVREM64()
1783 SDValue Sub3_Mi = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, Sub2_Mi, in LowerUDIVREM64()
1785 SDValue Sub3_Hi = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, Sub3_Mi, in LowerUDIVREM64()
DSIISelLowering.cpp248 setOperationAction(ISD::SUBCARRY, MVT::i32, Legal); in SITargetLowering()
256 setOperationAction(ISD::SUBCARRY, MVT::i64, Legal); in SITargetLowering()
719 setTargetDAGCombine(ISD::SUBCARRY); in SITargetLowering()
9573 Opc = (Opc == ISD::SIGN_EXTEND) ? ISD::SUBCARRY : ISD::ADDCARRY; in performAddCombine()
9614 Opc = (Opc == ISD::SIGN_EXTEND) ? ISD::ADDCARRY : ISD::SUBCARRY; in performSubCombine()
9619 if (LHS.getOpcode() == ISD::SUBCARRY) { in performSubCombine()
9625 return DAG.getNode(ISD::SUBCARRY, SDLoc(N), LHS->getVTList(), Args); in performSubCombine()
9648 (LHSOpc == ISD::SUB && Opc == ISD::SUBCARRY)) { in performAddCarrySubCarryCombine()
9995 case ISD::SUBCARRY: in PerformDAGCombine()
DAMDGPUISelDAGToDAG.cpp768 case ISD::SUBCARRY: in Select()
/external/llvm-project/llvm/lib/Target/AMDGPU/
DAMDGPUISelLowering.cpp1870 SDValue Sub1_Lo = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, LHS_Lo, in LowerUDIVREM64()
1872 SDValue Sub1_Hi = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, LHS_Hi, in LowerUDIVREM64()
1890 SDValue Sub2_Lo = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, Sub1_Lo, in LowerUDIVREM64()
1892 SDValue Sub2_Mi = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, Sub1_Mi, in LowerUDIVREM64()
1894 SDValue Sub2_Hi = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, Sub2_Mi, in LowerUDIVREM64()
1910 SDValue Sub3_Lo = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, Sub2_Lo, in LowerUDIVREM64()
1912 SDValue Sub3_Mi = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, Sub2_Mi, in LowerUDIVREM64()
1914 SDValue Sub3_Hi = DAG.getNode(ISD::SUBCARRY, DL, HalfCarryVT, Sub3_Mi, in LowerUDIVREM64()
DSIISelLowering.cpp279 setOperationAction(ISD::SUBCARRY, MVT::i32, Legal); in SITargetLowering()
287 setOperationAction(ISD::SUBCARRY, MVT::i64, Legal); in SITargetLowering()
833 setTargetDAGCombine(ISD::SUBCARRY); in SITargetLowering()
10326 Opc = (Opc == ISD::SIGN_EXTEND) ? ISD::SUBCARRY : ISD::ADDCARRY; in performAddCombine()
10367 Opc = (Opc == ISD::SIGN_EXTEND) ? ISD::ADDCARRY : ISD::SUBCARRY; in performSubCombine()
10372 if (LHS.getOpcode() == ISD::SUBCARRY) { in performSubCombine()
10378 return DAG.getNode(ISD::SUBCARRY, SDLoc(N), LHS->getVTList(), Args); in performSubCombine()
10401 (LHSOpc == ISD::SUB && Opc == ISD::SUBCARRY)) { in performAddCarrySubCarryCombine()
10754 case ISD::SUBCARRY: in PerformDAGCombine()
DAMDGPUISelDAGToDAG.cpp754 case ISD::SUBCARRY: in Select()
1127 (!IsAdd && (UI->getOpcode() != ISD::SUBCARRY))) { in SelectUADDO_USUBO()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DLegalizeIntegerTypes.cpp151 case ISD::SUBCARRY: Res = PromoteIntRes_ADDSUBCARRY(N, ResNo); break; in PromoteIntegerResult()
1297 case ISD::SUBCARRY: Res = PromoteIntOp_ADDSUBCARRY(N, OpNo); break; in PromoteIntegerOperand()
1893 case ISD::SUBCARRY: ExpandIntRes_ADDSUBCARRY(N, Lo, Hi); break; in ExpandIntegerResult()
2265 N->getOpcode() == ISD::ADD ? ISD::ADDCARRY : ISD::SUBCARRY, in ExpandIntRes_ADDSUB()
2276 Hi = DAG.getNode(ISD::SUBCARRY, dl, VTList, HiOps); in ExpandIntRes_ADDSUB()
2442 CarryOp = ISD::SUBCARRY; in ExpandIntRes_UADDSUBO()
4015 SDValue LowCmp = DAG.getNode(ISD::SUBCARRY, dl, VTList, LHSLo, RHSLo, Carry); in ExpandIntOp_SETCCCARRY()
DSelectionDAGDumper.cpp300 case ISD::SUBCARRY: return "subcarry"; in getOperationName()
DDAGCombiner.cpp1516 case ISD::SUBCARRY: return visitSUBCARRY(N); in visit()
2389 if (V.getOpcode() != ISD::ADDCARRY && V.getOpcode() != ISD::SUBCARRY && in getAsCarry()
2865 unsigned NewOp = Opcode == ISD::UADDO ? ISD::ADDCARRY : ISD::SUBCARRY; in combineCarryDiamond()
2907 SDValue Sub = DAG.getNode(ISD::SUBCARRY, DL, N->getVTList(), N1, in visitADDCARRYLike()
DLegalizeDAG.cpp3441 case ISD::SUBCARRY: { in ExpandNode()
/external/llvm-project/llvm/lib/CodeGen/SelectionDAG/
DLegalizeIntegerTypes.cpp153 case ISD::SUBCARRY: Res = PromoteIntRes_ADDSUBCARRY(N, ResNo); break; in PromoteIntegerResult()
1499 case ISD::SUBCARRY: Res = PromoteIntOp_ADDSUBCARRY(N, OpNo); break; in PromoteIntegerOperand()
2122 case ISD::SUBCARRY: ExpandIntRes_ADDSUBCARRY(N, Lo, Hi); break; in ExpandIntegerResult()
2522 N->getOpcode() == ISD::ADD ? ISD::ADDCARRY : ISD::SUBCARRY, in ExpandIntRes_ADDSUB()
2533 Hi = DAG.getNode(ISD::SUBCARRY, dl, VTList, HiOps); in ExpandIntRes_ADDSUB()
2699 CarryOp = ISD::SUBCARRY; in ExpandIntRes_UADDSUBO()
2771 : ISD::SUBCARRY; in ExpandIntRes_SADDSUBO_CARRY()
4396 SDValue LowCmp = DAG.getNode(ISD::SUBCARRY, dl, VTList, LHSLo, RHSLo, Carry); in ExpandIntOp_SETCCCARRY()
DSelectionDAGDumper.cpp305 case ISD::SUBCARRY: return "subcarry"; in getOperationName()
DDAGCombiner.cpp1635 case ISD::SUBCARRY: return visitSUBCARRY(N); in visit()
2592 if (V.getOpcode() != ISD::ADDCARRY && V.getOpcode() != ISD::SUBCARRY && in getAsCarry()
3072 unsigned NewOp = Opcode == ISD::UADDO ? ISD::ADDCARRY : ISD::SUBCARRY; in combineCarryDiamond()
3114 SDValue Sub = DAG.getNode(ISD::SUBCARRY, DL, N->getVTList(), N1, in visitADDCARRYLike()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp1401 setOperationAction(ISD::SUBCARRY, VT, Expand); in HexagonTargetLowering()
1404 setOperationAction(ISD::SUBCARRY, MVT::i64, Custom); in HexagonTargetLowering()
2916 case ISD::SUBCARRY: return LowerAddSubCarry(Op, DAG); in LowerOperation()
/external/llvm-project/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp1534 setOperationAction(ISD::SUBCARRY, VT, Expand); in HexagonTargetLowering()
1537 setOperationAction(ISD::SUBCARRY, MVT::i64, Custom); in HexagonTargetLowering()
3086 case ISD::SUBCARRY: return LowerAddSubCarry(Op, DAG); in LowerOperation()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DTargetLoweringBase.cpp674 setOperationAction(ISD::SUBCARRY, VT, Expand); in initActions()
/external/llvm-project/llvm/lib/CodeGen/
DTargetLoweringBase.cpp788 setOperationAction(ISD::SUBCARRY, VT, Expand); in initActions()

12