Home
last modified time | relevance | path

Searched refs:b0111 (Results 1 – 25 of 59) sorted by relevance

123

/external/llvm/lib/Target/AArch64/
DAArch64SystemOperands.td35 def : AT<"S1E1R", 0b01, 0b000, 0b0111, 0b1000, 0b000>;
36 def : AT<"S1E2R", 0b01, 0b100, 0b0111, 0b1000, 0b000>;
37 def : AT<"S1E3R", 0b01, 0b110, 0b0111, 0b1000, 0b000>;
38 def : AT<"S1E1W", 0b01, 0b000, 0b0111, 0b1000, 0b001>;
39 def : AT<"S1E2W", 0b01, 0b100, 0b0111, 0b1000, 0b001>;
40 def : AT<"S1E3W", 0b01, 0b110, 0b0111, 0b1000, 0b001>;
41 def : AT<"S1E0R", 0b01, 0b000, 0b0111, 0b1000, 0b010>;
42 def : AT<"S1E0W", 0b01, 0b000, 0b0111, 0b1000, 0b011>;
43 def : AT<"S12E1R", 0b01, 0b100, 0b0111, 0b1000, 0b100>;
44 def : AT<"S12E1W", 0b01, 0b100, 0b0111, 0b1000, 0b101>;
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SystemOperands.td53 def : AT<"S1E1R", 0b000, 0b0111, 0b1000, 0b000>;
54 def : AT<"S1E2R", 0b100, 0b0111, 0b1000, 0b000>;
55 def : AT<"S1E3R", 0b110, 0b0111, 0b1000, 0b000>;
56 def : AT<"S1E1W", 0b000, 0b0111, 0b1000, 0b001>;
57 def : AT<"S1E2W", 0b100, 0b0111, 0b1000, 0b001>;
58 def : AT<"S1E3W", 0b110, 0b0111, 0b1000, 0b001>;
59 def : AT<"S1E0R", 0b000, 0b0111, 0b1000, 0b010>;
60 def : AT<"S1E0W", 0b000, 0b0111, 0b1000, 0b011>;
61 def : AT<"S12E1R", 0b100, 0b0111, 0b1000, 0b100>;
62 def : AT<"S12E1W", 0b100, 0b0111, 0b1000, 0b101>;
[all …]
DAArch64SVEInstrInfo.td200 defm FMIN_ZPmZ : sve_fp_2op_p_zds<0b0111, "fmin", int_aarch64_sve_fmin>;
349 defm LD1H_D_IMM : sve_mem_cld_si<0b0111, "ld1h", Z_d, ZPR64>;
395 defm LD1H_D : sve_mem_cld_ss<0b0111, "ld1h", Z_d, ZPR64, GPR64NoXZRshifted16>;
413 defm LDNF1H_D_IMM : sve_mem_cldnf_si<0b0111, "ldnf1h", Z_d, ZPR64>;
431 defm LDFF1H_D : sve_mem_cldff_ss<0b0111, "ldff1h", Z_d, ZPR64, GPR64shifted16>;
478 …defm GLDFF1H_S : sve_mem_32b_gld_vs_32_unscaled<0b0111, "ldff1h", null_frag, nul…
487 …defm GLDFF1H_S : sve_mem_32b_gld_sv_32_scaled<0b0111, "ldff1h", null_frag, …
500 …defm GLDFF1H_S : sve_mem_32b_gld_vi_32_ptrs<0b0111, "ldff1h", uimm5s2, null_frag, …
513 …defm GLDFF1H_D : sve_mem_64b_gld_vi_64_ptrs<0b0111, "ldff1h", uimm5s2, null_frag, …
530 …defm GLDFF1H_D : sve_mem_64b_gld_vs2_64_unscaled<0b0111, "ldff1h", null_frag, nxv2i16>;
[all …]
/external/llvm-project/llvm/lib/Target/AArch64/
DAArch64SystemOperands.td58 def : AT<"S1E1R", 0b000, 0b0111, 0b1000, 0b000>;
59 def : AT<"S1E2R", 0b100, 0b0111, 0b1000, 0b000>;
60 def : AT<"S1E3R", 0b110, 0b0111, 0b1000, 0b000>;
61 def : AT<"S1E1W", 0b000, 0b0111, 0b1000, 0b001>;
62 def : AT<"S1E2W", 0b100, 0b0111, 0b1000, 0b001>;
63 def : AT<"S1E3W", 0b110, 0b0111, 0b1000, 0b001>;
64 def : AT<"S1E0R", 0b000, 0b0111, 0b1000, 0b010>;
65 def : AT<"S1E0W", 0b000, 0b0111, 0b1000, 0b011>;
66 def : AT<"S12E1R", 0b100, 0b0111, 0b1000, 0b100>;
67 def : AT<"S12E1W", 0b100, 0b0111, 0b1000, 0b101>;
[all …]
DAArch64SVEInstrInfo.td416 …defm FMIN_ZPmZ : sve_fp_2op_p_zds<0b0111, "fmin", "FMIN_ZPZZ", int_aarch64_sve_fmin, Destructive…
689 defm LD1H_D_IMM : sve_mem_cld_si<0b0111, "ld1h", Z_d, ZPR64>;
735 defm LD1H_D : sve_mem_cld_ss<0b0111, "ld1h", Z_d, ZPR64, GPR64NoXZRshifted16>;
753 defm LDNF1H_D_IMM : sve_mem_cldnf_si<0b0111, "ldnf1h", Z_d, ZPR64>;
771 defm LDFF1H_D : sve_mem_cldff_ss<0b0111, "ldff1h", Z_d, ZPR64, GPR64shifted16>;
818 …defm GLDFF1H_S : sve_mem_32b_gld_vs_32_unscaled<0b0111, "ldff1h", AArch64ldff1_gather_sxtw_z, A…
827 …defm GLDFF1H_S : sve_mem_32b_gld_sv_32_scaled<0b0111, "ldff1h", AArch64ldff1_gather_sxtw_scaled_…
840 …defm GLDFF1H_S : sve_mem_32b_gld_vi_32_ptrs<0b0111, "ldff1h", uimm5s2, AArch64ldff1_gather_imm_z…
853 …defm GLDFF1H_D : sve_mem_64b_gld_vi_64_ptrs<0b0111, "ldff1h", uimm5s2, AArch64ldff1_gather_imm_z…
870 …defm GLDFF1H_D : sve_mem_64b_gld_vs2_64_unscaled<0b0111, "ldff1h", AArch64ldff1_gather_z, nxv2i…
[all …]
/external/llvm/lib/Target/Hexagon/
DHexagonInstrEnc.td314 class V6_vL32Ub_ai_enc : Enc_COPROC_VMEM_vL32_b_ai<0b0111>;
333 class V6_vL32Ub_ai_128B_enc : Enc_COPROC_VMEM_vL32_b_ai_128B<0b0111>;
361 class V6_vS32Ub_ai_enc : Enc_COPROC_VMEM_vS32_b_ai_64B<0b0111>;
365 class V6_vS32Ub_ai_128B_enc : Enc_COPROC_VMEM_vS32_b_ai_128B<0b0111>;
492 class V6_vL32Ub_pi_enc : Enc_COPROC_VMEM_vL32_b_pi<0b0111>;
511 class V6_vL32Ub_pi_128B_enc : Enc_COPROC_VMEM_vL32_b_pi_128B<0b0111>;
531 class V6_vS32Ub_pi_enc : Enc_COPROC_VMEM_vS32_b_pi<0b0111>;
546 class V6_vS32Ub_pi_128B_enc : Enc_COPROC_VMEM_vS32_b_pi_128B<0b0111>;
690 class V6_vS32Ub_ppu_enc : Enc_COPROC_VMEM_vS32_b_ppu<0b0111>;
826 class V6_vasrhubrndsat_enc : Enc_COPROC_VX_4op_r<0b0111>;
DHexagonInstrInfo.td80 let IClass = 0b0111;
338 let IClass = 0b0111;
361 let IClass = 0b0111;
444 let IClass = 0b0111;
467 let IClass = 0b0111;
479 let IClass = 0b0111;
498 let IClass = 0b0111;
524 let IClass = 0b0111;
541 let IClass = 0b0111;
611 let IClass = 0b0111;
[all …]
DHexagonInstrInfoV4.td260 let IClass = 0b0111;
301 let IClass = 0b0111;
336 let IClass = 0b0111;
433 def L4_loadbsw4_ap : T_LD_abs_set <"membh", DoubleRegs, 0b0111>;
490 def L4_loadbsw4_ur : T_LoadAbsReg<"membh", "LDribh4", DoubleRegs, 0b0111>;
1378 def L2_loadbsw4_pr : T_load_pr <"membh", DoubleRegs, 0b0111, WordAccess>;
4275 let Inst{27-24} = 0b0111;
/external/llvm-project/llvm/lib/Target/ARM/Utils/
DARMBaseInfo.h115 TTEE = 0b0111,
/external/mesa3d/src/gallium/drivers/panfrost/
Dpan_blending.c251 mask |= 0b0111; /* RGB */ in panfrost_blend_factor_constant_mask()
/external/mesa3d/src/panfrost/bifrost/
Dbifrost.h316 #define BIFROST_FMTC_FINAL 0b0111
/external/llvm/test/MC/Disassembler/ARM/
Dinvalid-armv7.txt437 # VST1 multi-element, type == 0b0111, align == 0b10 -> undefined
442 # VST1 multi-element, type == 0b0111, align == 0b11 -> undefined
Dinvalid-thumbv7.txt283 # VLD1 multi-element type=0b0111 align=0b1x
/external/llvm-project/llvm/test/MC/Disassembler/ARM/
Dinvalid-armv7.txt460 # VST1 multi-element, type == 0b0111, align == 0b10 -> undefined
465 # VST1 multi-element, type == 0b0111, align == 0b11 -> undefined
Dinvalid-thumbv7.txt283 # VLD1 multi-element type=0b0111 align=0b1x
/external/llvm/lib/Target/Sparc/
DSparcInstrAliases.td284 defm : int_cond_alias<"vs", 0b0111>;
296 defm : fp_cond_alias<"u", 0b0111>;
319 defm : cp_cond_alias<"3", 0b0111>;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/
DSparcInstrAliases.td283 defm : int_cond_alias<"vs", 0b0111>;
295 defm : fp_cond_alias<"u", 0b0111>;
318 defm : cp_cond_alias<"3", 0b0111>;
/external/llvm-project/llvm/lib/Target/Sparc/
DSparcInstrAliases.td283 defm : int_cond_alias<"vs", 0b0111>;
295 defm : fp_cond_alias<"u", 0b0111>;
318 defm : cp_cond_alias<"3", 0b0111>;
/external/llvm-project/llvm/lib/Target/RISCV/
DRISCVInstrFormatsV.td64 def LSWidth64 : RISCVWidth<0b0111>;
/external/llvm/lib/Target/ARM/
DARMInstrNEON.td667 : NLdSt<0,0b10,0b0111,op7_4, (outs VecListOneD:$Vd),
695 def _fixed : NLdSt<0,0b10, 0b0111,op7_4, (outs VecListOneD:$Vd, GPR:$wb),
703 def _register : NLdSt<0,0b10,0b0111,op7_4, (outs VecListOneD:$Vd, GPR:$wb),
1293 def VLD4LNd16 : VLD4LN<0b0111, {?,?,0,?}, "16"> {
1306 def VLD4LNq16 : VLD4LN<0b0111, {?,?,1,?}, "16"> {
1334 def VLD4LNd16_UPD : VLD4LNWB<0b0111, {?,?,0,?}, "16"> {
1346 def VLD4LNq16_UPD : VLD4LNWB<0b0111, {?,?,1,?}, "16"> {
1651 : NLdSt<0,0b00,0b0111,op7_4, (outs), (ins AddrMode:$Rn, VecListOneD:$Vd),
1677 def _fixed : NLdSt<0,0b00, 0b0111,op7_4, (outs GPR:$wb),
1685 def _register : NLdSt<0,0b00,0b0111,op7_4, (outs GPR:$wb),
[all …]
DARMInstrThumb.td705 defm tLDRB : thumb_ld_rr_ri_enc<0b110, 0b0111, t_addrmode_rr,
748 defm tSTRB : thumb_st_rr_ri_enc<0b010, 0b0111, t_addrmode_rr,
1179 T1sItDPEncode<0b0111, (outs tGPR:$Rdn), (ins tGPR:$Rn, tGPR:$Rm),
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMInstrNEON.td624 : NLdSt<0,0b10,0b0111,op7_4, (outs VecListOneD:$Vd),
652 def _fixed : NLdSt<0,0b10, 0b0111,op7_4, (outs VecListOneD:$Vd, GPR:$wb),
660 def _register : NLdSt<0,0b10,0b0111,op7_4, (outs VecListOneD:$Vd, GPR:$wb),
1301 def VLD4LNd16 : VLD4LN<0b0111, {?,?,0,?}, "16"> {
1314 def VLD4LNq16 : VLD4LN<0b0111, {?,?,1,?}, "16"> {
1342 def VLD4LNd16_UPD : VLD4LNWB<0b0111, {?,?,0,?}, "16"> {
1354 def VLD4LNq16_UPD : VLD4LNWB<0b0111, {?,?,1,?}, "16"> {
1686 : NLdSt<0,0b00,0b0111,op7_4, (outs), (ins AddrMode:$Rn, VecListOneD:$Vd),
1712 def _fixed : NLdSt<0,0b00, 0b0111,op7_4, (outs GPR:$wb),
1720 def _register : NLdSt<0,0b00,0b0111,op7_4, (outs GPR:$wb),
[all …]
/external/llvm-project/llvm/lib/Target/ARM/
DARMInstrNEON.td600 : NLdSt<0,0b10,0b0111,op7_4, (outs VecListOneD:$Vd),
628 def _fixed : NLdSt<0,0b10, 0b0111,op7_4, (outs VecListOneD:$Vd, GPR:$wb),
636 def _register : NLdSt<0,0b10,0b0111,op7_4, (outs VecListOneD:$Vd, GPR:$wb),
1283 def VLD4LNd16 : VLD4LN<0b0111, {?,?,0,?}, "16"> {
1296 def VLD4LNq16 : VLD4LN<0b0111, {?,?,1,?}, "16"> {
1324 def VLD4LNd16_UPD : VLD4LNWB<0b0111, {?,?,0,?}, "16"> {
1336 def VLD4LNq16_UPD : VLD4LNWB<0b0111, {?,?,1,?}, "16"> {
1668 : NLdSt<0,0b00,0b0111,op7_4, (outs), (ins AddrMode:$Rn, VecListOneD:$Vd),
1694 def _fixed : NLdSt<0,0b00, 0b0111,op7_4, (outs GPR:$wb),
1702 def _register : NLdSt<0,0b00,0b0111,op7_4, (outs GPR:$wb),
[all …]
/external/mesa3d/src/gallium/drivers/lima/ir/pp/
Dnir.c183 src_mask = 0b0111; in ppir_emit_alu()
/external/llvm/lib/Target/Mips/
DMicroMips64r6InstrInfo.td64 class LLD_MM64R6_ENC : POOL32C_2R_OFFSET12_FM_MMR6<"lld", 0b0111>;

123