Home
last modified time | relevance | path

Searched refs:blend_state (Results 1 – 25 of 40) sorted by relevance

12

/external/mesa3d/src/gallium/drivers/zink/
Dzink_pipeline.c75 VkPipelineColorBlendStateCreateInfo blend_state = {}; in zink_create_gfx_pipeline() local
76 blend_state.sType = VK_STRUCTURE_TYPE_PIPELINE_COLOR_BLEND_STATE_CREATE_INFO; in zink_create_gfx_pipeline()
77 blend_state.pAttachments = state->blend_state->attachments; in zink_create_gfx_pipeline()
78 blend_state.attachmentCount = state->num_attachments; in zink_create_gfx_pipeline()
79 blend_state.logicOpEnable = state->blend_state->logicop_enable; in zink_create_gfx_pipeline()
80 blend_state.logicOp = state->blend_state->logicop_func; in zink_create_gfx_pipeline()
85 ms_state.alphaToCoverageEnable = state->blend_state->alpha_to_coverage; in zink_create_gfx_pipeline()
86 ms_state.alphaToOneEnable = state->blend_state->alpha_to_one; in zink_create_gfx_pipeline()
145 pci.pColorBlendState = &blend_state; in zink_create_gfx_pipeline()
Dzink_state.c205 const struct pipe_blend_state *blend_state) in zink_create_blend_state() argument
211 if (blend_state->logicop_enable) { in zink_create_blend_state()
213 cso->logicop_func = logic_op(blend_state->logicop_func); in zink_create_blend_state()
223 cso->alpha_to_coverage = blend_state->alpha_to_coverage; in zink_create_blend_state()
224 cso->alpha_to_one = blend_state->alpha_to_one; in zink_create_blend_state()
229 const struct pipe_rt_blend_state *rt = blend_state->rt; in zink_create_blend_state()
230 if (blend_state->independent_blend_enable) in zink_create_blend_state()
231 rt = blend_state->rt + i; in zink_create_blend_state()
271 if (state->blend_state != cso) { in zink_bind_blend_state()
272 state->blend_state = cso; in zink_bind_blend_state()
[all …]
Dzink_pipeline.h48 struct zink_blend_state *blend_state; member
Dzink_blit.c197 util_blitter_save_blend(ctx->blitter, ctx->gfx_pipeline_state.blend_state); in zink_blit()
Dzink_draw.c463 if (ctx->gfx_pipeline_state.blend_state->need_blend_constants) in zink_draw_vbo()
/external/mesa3d/src/gallium/frontends/vdpau/
Doutput.c590 VdpOutputSurfaceRenderBlendState const *blend_state) in BlenderToPipe() argument
597 if (blend_state) { in BlenderToPipe()
599 blend.rt[0].rgb_src_factor = BlendFactorToPipe(blend_state->blend_factor_source_color); in BlenderToPipe()
600 blend.rt[0].rgb_dst_factor = BlendFactorToPipe(blend_state->blend_factor_destination_color); in BlenderToPipe()
601 blend.rt[0].alpha_src_factor = BlendFactorToPipe(blend_state->blend_factor_source_alpha); in BlenderToPipe()
602 blend.rt[0].alpha_dst_factor = BlendFactorToPipe(blend_state->blend_factor_destination_alpha); in BlenderToPipe()
603 blend.rt[0].rgb_func = BlendEquationToPipe(blend_state->blend_equation_color); in BlenderToPipe()
604 blend.rt[0].alpha_func = BlendEquationToPipe(blend_state->blend_equation_alpha); in BlenderToPipe()
649 VdpOutputSurfaceRenderBlendState const *blend_state, in vlVdpOutputSurfaceRenderOutputSurface() argument
688 blend = BlenderToPipe(context, blend_state); in vlVdpOutputSurfaceRenderOutputSurface()
[all …]
/external/virglrenderer/tests/
Dtestvirgl_encode.c75 const struct pipe_blend_state *blend_state) in virgl_encode_blend_state() argument
84 VIRGL_OBJ_BLEND_S0_INDEPENDENT_BLEND_ENABLE(blend_state->independent_blend_enable) | in virgl_encode_blend_state()
85 VIRGL_OBJ_BLEND_S0_LOGICOP_ENABLE(blend_state->logicop_enable) | in virgl_encode_blend_state()
86 VIRGL_OBJ_BLEND_S0_DITHER(blend_state->dither) | in virgl_encode_blend_state()
87 VIRGL_OBJ_BLEND_S0_ALPHA_TO_COVERAGE(blend_state->alpha_to_coverage) | in virgl_encode_blend_state()
88 VIRGL_OBJ_BLEND_S0_ALPHA_TO_ONE(blend_state->alpha_to_one); in virgl_encode_blend_state()
92 tmp = VIRGL_OBJ_BLEND_S1_LOGICOP_FUNC(blend_state->logicop_func); in virgl_encode_blend_state()
97 VIRGL_OBJ_BLEND_S2_RT_BLEND_ENABLE(blend_state->rt[i].blend_enable) | in virgl_encode_blend_state()
98 VIRGL_OBJ_BLEND_S2_RT_RGB_FUNC(blend_state->rt[i].rgb_func) | in virgl_encode_blend_state()
99 VIRGL_OBJ_BLEND_S2_RT_RGB_SRC_FACTOR(blend_state->rt[i].rgb_src_factor) | in virgl_encode_blend_state()
[all …]
Dtestvirgl_encode.h73 const struct pipe_blend_state *blend_state);
/external/virglrenderer/src/
Dvrend_decode.c462 struct pipe_blend_state *blend_state; in vrend_decode_create_blend() local
470 blend_state = CALLOC_STRUCT(pipe_blend_state); in vrend_decode_create_blend()
471 if (!blend_state) in vrend_decode_create_blend()
475 blend_state->independent_blend_enable = (tmp & 1); in vrend_decode_create_blend()
476 blend_state->logicop_enable = (tmp >> 1) & 0x1; in vrend_decode_create_blend()
477 blend_state->dither = (tmp >> 2) & 0x1; in vrend_decode_create_blend()
478 blend_state->alpha_to_coverage = (tmp >> 3) & 0x1; in vrend_decode_create_blend()
479 blend_state->alpha_to_one = (tmp >> 4) & 0x1; in vrend_decode_create_blend()
482 blend_state->logicop_func = tmp & 0xf; in vrend_decode_create_blend()
486 blend_state->rt[i].blend_enable = tmp & 0x1; in vrend_decode_create_blend()
[all …]
Dvrend_renderer.c634 struct pipe_blend_state blend_state; member
1604 if (util_blend_state_is_dual(&sub_ctx->blend_state, 0)) { in add_shader_program()
3281 …HADER_FRAGMENT && vrend_state.use_gles && can_emulate_logicop(sub_ctx->blend_state.logicop_func)) { in vrend_fill_shader_key()
3282 key->fs_logicop_enabled = sub_ctx->blend_state.logicop_enable; in vrend_fill_shader_key()
3283 key->fs_logicop_func = sub_ctx->blend_state.logicop_func; in vrend_fill_shader_key()
4482 bool dual_src = util_blend_state_is_dual(&sub_ctx->blend_state, 0); in vrend_select_program()
4744 uint32_t blend_mode = sub_ctx->blend_state.rt[0].alpha_src_factor; in vrend_draw_vbo()
4745 uint32_t alpha_dst_factor = sub_ctx->blend_state.rt[0].alpha_dst_factor; in vrend_draw_vbo()
5077 bool dual_src = util_blend_state_is_dual(&sub_ctx->blend_state, i); in vrend_hw_emit_blend()
5103 bool dual_src = util_blend_state_is_dual(&sub_ctx->blend_state, 0); in vrend_hw_emit_blend()
[all …]
/external/igt-gpu-tools/lib/
Drendercopy_gen7.c273 gen7_emit_cc(struct intel_batchbuffer *batch, uint32_t blend_state, in gen7_emit_cc() argument
277 OUT_BATCH(blend_state); in gen7_emit_cc()
512 uint32_t blend_state, cc_viewport; in gen7_render_copyfunc() local
522 blend_state = gen7_create_blend_state(batch); in gen7_render_copyfunc()
551 gen7_emit_cc(batch, blend_state, cc_viewport); in gen7_render_copyfunc()
Drendercopy_gen8.c44 uint32_t blend_state; member
557 OUT_BATCH(cc.blend_state | 1); in gen8_emit_cc()
933 cc.blend_state = gen8_create_blend_state(batch, &aub_annotations); in gen8_render_copyfunc()
Drendercopy_gen9.c44 uint32_t blend_state; member
603 OUT_BATCH(cc.blend_state | 1); in gen8_emit_cc()
988 cc.blend_state = gen8_create_blend_state(batch); in _gen9_render_copyfunc()
/external/mesa3d/src/gallium/drivers/virgl/
Dvirgl_encode.c320 const struct pipe_blend_state *blend_state) in virgl_encode_blend_state() argument
329 VIRGL_OBJ_BLEND_S0_INDEPENDENT_BLEND_ENABLE(blend_state->independent_blend_enable) | in virgl_encode_blend_state()
330 VIRGL_OBJ_BLEND_S0_LOGICOP_ENABLE(blend_state->logicop_enable) | in virgl_encode_blend_state()
331 VIRGL_OBJ_BLEND_S0_DITHER(blend_state->dither) | in virgl_encode_blend_state()
332 VIRGL_OBJ_BLEND_S0_ALPHA_TO_COVERAGE(blend_state->alpha_to_coverage) | in virgl_encode_blend_state()
333 VIRGL_OBJ_BLEND_S0_ALPHA_TO_ONE(blend_state->alpha_to_one); in virgl_encode_blend_state()
337 tmp = VIRGL_OBJ_BLEND_S1_LOGICOP_FUNC(blend_state->logicop_func); in virgl_encode_blend_state()
344 uint32_t alpha = (i == 0 && blend_state->advanced_blend_func) in virgl_encode_blend_state()
345 ? blend_state->advanced_blend_func in virgl_encode_blend_state()
346 : blend_state->rt[i].alpha_src_factor; in virgl_encode_blend_state()
[all …]
Dvirgl_context.c402 const struct pipe_blend_state *blend_state) in virgl_create_blend_state() argument
408 virgl_encode_blend_state(vctx, handle, blend_state); in virgl_create_blend_state()
414 void *blend_state) in virgl_bind_blend_state() argument
417 uint32_t handle = (unsigned long)blend_state; in virgl_bind_blend_state()
422 void *blend_state) in virgl_delete_blend_state() argument
425 uint32_t handle = (unsigned long)blend_state; in virgl_delete_blend_state()
430 … const struct pipe_depth_stencil_alpha_state *blend_state) in virgl_create_depth_stencil_alpha_state() argument
436 virgl_encode_dsa_state(vctx, handle, blend_state); in virgl_create_depth_stencil_alpha_state()
441 void *blend_state) in virgl_bind_depth_stencil_alpha_state() argument
444 uint32_t handle = (unsigned long)blend_state; in virgl_bind_depth_stencil_alpha_state()
Dvirgl_encode.h86 const struct pipe_blend_state *blend_state);
/external/mesa3d/src/gallium/frontends/lavapipe/
Dlvp_execute.c67 struct pipe_blend_state blend_state; member
182 &state->blend_state); in emit_state()
448 state->blend_state.alpha_to_coverage = ms->alphaToCoverageEnable; in handle_graphics_pipeline()
449 state->blend_state.alpha_to_one = ms->alphaToOneEnable; in handle_graphics_pipeline()
467 state->blend_state.alpha_to_coverage = false; in handle_graphics_pipeline()
468 state->blend_state.alpha_to_one = false; in handle_graphics_pipeline()
522 state->blend_state.independent_blend_enable = true; in handle_graphics_pipeline()
524 state->blend_state.rt[i].colormask = cb->pAttachments[i].colorWriteMask; in handle_graphics_pipeline()
525 state->blend_state.rt[i].blend_enable = cb->pAttachments[i].blendEnable; in handle_graphics_pipeline()
526 state->blend_state.rt[i].rgb_func = vk_conv_blend_func(cb->pAttachments[i].colorBlendOp); in handle_graphics_pipeline()
[all …]
/external/mesa3d/src/amd/vulkan/
Dradv_meta_fast_clear.c312 const VkPipelineColorBlendStateCreateInfo blend_state = { in create_pipeline() local
358 .pColorBlendState = &blend_state, in create_pipeline()
404 .pColorBlendState = &blend_state, in create_pipeline()
450 .pColorBlendState = &blend_state, in create_pipeline()
/external/mesa3d/src/gallium/frontends/nine/
Dnine_pipe.c160 nine_convert_blend_state(struct pipe_blend_state *blend_state, const DWORD *rs) in nine_convert_blend_state() argument
206 *blend_state = blend; in nine_convert_blend_state()
/external/mesa3d/src/intel/vulkan/
DgenX_pipeline.c1125 struct GENX(BLEND_STATE) blend_state = {
1141 pipeline->blend_state =
1145 uint32_t *state_pos = pipeline->blend_state.map;
1218 blend_state.IndependentAlphaBlendEnable = true;
1279 blend.AlphaToCoverageEnable = blend_state.AlphaToCoverageEnable;
1288 blend_state.IndependentAlphaBlendEnable;
1294 GENX(BLEND_STATE_pack)(NULL, pipeline->blend_state.map, &blend_state);
1297 bsp.BlendStatePointer = pipeline->blend_state.offset;
/external/mesa3d/src/gallium/frontends/va/
Dsurface.c228 void *blend_state; in vlVaPutSubpictures() local
288 blend_state = drv->pipe->create_blend_state(drv->pipe, &blend); in vlVaPutSubpictures()
291 vl_compositor_set_layer_blend(&drv->cstate, 0, blend_state, false); in vlVaPutSubpictures()
298 drv->pipe->delete_blend_state(drv->pipe, blend_state); in vlVaPutSubpictures()
/external/mesa3d/src/gallium/drivers/r600/
Dr600_hw_context.c393 if (ctx->blend_state.cso) in r600_begin_new_cs()
394 r600_mark_atom_dirty(ctx, &ctx->blend_state.atom); in r600_begin_new_cs()
Dr600_state_common.c197 r600_set_cso_state_with_cb(rctx, &rctx->blend_state, blend, &blend->buffer); in r600_bind_blend_state_internal()
201 r600_set_cso_state_with_cb(rctx, &rctx->blend_state, blend, &blend->buffer_no_blend); in r600_bind_blend_state_internal()
234 r600_set_cso_state_with_cb(rctx, &rctx->blend_state, NULL, NULL); in r600_bind_blend_state()
521 if (rctx->blend_state.cso == state) { in r600_delete_blend_state()
2003 rctx->blend_state.cso, in r600_update_derived_state()
/external/mesa3d/src/gallium/drivers/r300/
Dr300_context.h508 struct r300_atom blend_state; member
Dr300_context.c185 R300_INIT_ATOM(blend_state, 8); in r300_setup_atoms()

12