Home
last modified time | relevance | path

Searched refs:buffer_load (Results 1 – 25 of 25) sorted by relevance

/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Dipra.ll22 ; GCN-NOT: buffer_load
28 ; GCN-NOT: buffer_load
44 ; GCN-NOT: buffer_load
50 ; GCN-NOT: buffer_load
Dextract_vector_elt-i64.ll33 ; GCN-NOT: buffer_load
46 ; GCN-NOT: buffer_load
60 ; GCN-NOT: buffer_load
75 ; GCN-NOT: buffer_load
Dextract_vector_elt-f64.ll16 ; GCN-NOT: buffer_load
31 ; GCN-NOT: buffer_load
Dllvm.amdgcn.softwqm.ll112 ;CHECK: buffer_load
113 ;CHECK: buffer_load
148 ;CHECK: buffer_load
149 ;CHECK: buffer_load
Dllvm.amdgcn.raw.buffer.load.format.ll4 ;CHECK-LABEL: {{^}}buffer_load:
9 define amdgpu_ps {<4 x float>, <4 x float>, <4 x float>} @buffer_load(<4 x i32> inreg) {
Dwait.ll44 ; ILPMAX: buffer_load
47 ; ILPMAX: buffer_load
Dllvm.amdgcn.struct.buffer.load.format.ll4 ;CHECK-LABEL: {{^}}buffer_load:
9 define amdgpu_ps {<4 x float>, <4 x float>, <4 x float>} @buffer_load(<4 x i32> inreg) {
Dllvm.amdgcn.buffer.load.format.ll4 ;CHECK-LABEL: {{^}}buffer_load:
9 define amdgpu_ps {<4 x float>, <4 x float>, <4 x float>} @buffer_load(<4 x i32> inreg) {
Dllvm.amdgcn.struct.buffer.load.ll4 ;CHECK-LABEL: {{^}}buffer_load:
9 define amdgpu_ps {<4 x float>, <4 x float>, <4 x float>} @buffer_load(<4 x i32> inreg) {
Dno-shrink-extloads.ll7 ; using a buffer_load instruction.
Dllvm.amdgcn.buffer.load.ll4 ;CHECK-LABEL: {{^}}buffer_load:
9 define amdgpu_ps {<4 x float>, <4 x float>, <4 x float>} @buffer_load(<4 x i32> inreg) {
Dllvm.memcpy.ll350 ; SI-NOT: buffer_load
Dllvm.amdgcn.raw.buffer.load.ll5 ;CHECK-LABEL: {{^}}buffer_load:
10 define amdgpu_ps {<4 x float>, <4 x float>, <4 x float>} @buffer_load(<4 x i32> inreg) {
Dmin.ll137 ; SI-NOT: buffer_load
Dllvm.amdgcn.exp.ll619 ; GCN: buffer_load
/external/llvm/test/CodeGen/AMDGPU/
Dwait.ll40 ; ILPMAX: buffer_load
43 ; ILPMAX: buffer_load
Dllvm.amdgcn.buffer.load.ll4 ;CHECK-LABEL: {{^}}buffer_load:
9 define amdgpu_ps {<4 x float>, <4 x float>, <4 x float>} @buffer_load(<4 x i32> inreg) {
Dllvm.amdgcn.buffer.load.format.ll4 ;CHECK-LABEL: {{^}}buffer_load:
9 define amdgpu_ps {<4 x float>, <4 x float>, <4 x float>} @buffer_load(<4 x i32> inreg) {
Dno-shrink-extloads.ll7 ; using a buffer_load instruction.
Dhalf.ll31 ; GCN-NOT: buffer_load
84 ; GCN-NOT: buffer_load
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_shader_llvm_tess.c268 static LLVMValueRef buffer_load(struct si_shader_context *ctx, LLVMTypeRef type, unsigned swizzle, in buffer_load() function
458 value[i] = buffer_load(ctx, type, i, ctx->tess_offchip_ring, base, addr, true); in si_nir_load_input_tes()
579 return buffer_load(ctx, ctx->ac.f32, ~0, ctx->tess_offchip_ring, base, addr, true); in load_tess_level()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DBUFInstructions.td1172 // buffer_load/store_format patterns
/external/llvm-project/llvm/lib/Target/AMDGPU/
DBUFInstructions.td1167 // buffer_load/store_format patterns
/external/llvm/lib/Target/AMDGPU/
DSIInstructions.td2150 // buffer_load/store_format patterns
/external/llvm-project/llvm/docs/
DAMDGPUUsage.rst4585 Private address space uses ``buffer_load/store`` using the scratch V#