| /external/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMMCCodeEmitter.cpp | 560 bool isAdd = true; in EncodeAddrModeOpValues() local
565 isAdd = false; in EncodeAddrModeOpValues()
571 isAdd = false; in EncodeAddrModeOpValues()
575 return isAdd; in EncodeAddrModeOpValues()
879 bool isAdd = true; in getAddrModeImm12OpValue() local
888 isAdd = false ; // 'U' bit is set as part of the fixup. in getAddrModeImm12OpValue()
903 isAdd = false; in getAddrModeImm12OpValue()
906 isAdd = false; in getAddrModeImm12OpValue()
911 isAdd = EncodeAddrModeOpValues(MI, OpIdx, Reg, Imm12, Fixups, STI); in getAddrModeImm12OpValue()
915 if (isAdd) in getAddrModeImm12OpValue()
[all …]
|
| D | ARMAsmBackend.cpp | 410 bool isAdd = true; in adjustFixupValue() local
413 isAdd = false; in adjustFixupValue()
419 Value |= isAdd << 23; in adjustFixupValue()
610 bool isAdd = true; in adjustFixupValue() local
613 isAdd = false; in adjustFixupValue()
621 return Value | (isAdd << 23); in adjustFixupValue()
630 bool isAdd = true; in adjustFixupValue() local
633 isAdd = false; in adjustFixupValue()
641 Value |= isAdd << 23; in adjustFixupValue()
657 bool isAdd = true; in adjustFixupValue() local
[all …]
|
| /external/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMMCCodeEmitter.cpp | 598 bool isAdd = true; in EncodeAddrModeOpValues() local
603 isAdd = false; in EncodeAddrModeOpValues()
609 isAdd = false; in EncodeAddrModeOpValues()
613 return isAdd; in EncodeAddrModeOpValues()
979 bool isAdd = true; in getAddrModeImm12OpValue() local
988 isAdd = false ; // 'U' bit is set as part of the fixup. in getAddrModeImm12OpValue()
1003 isAdd = false; in getAddrModeImm12OpValue()
1006 isAdd = false; in getAddrModeImm12OpValue()
1011 isAdd = EncodeAddrModeOpValues(MI, OpIdx, Reg, Imm12, Fixups, STI); in getAddrModeImm12OpValue()
1015 if (isAdd) in getAddrModeImm12OpValue()
[all …]
|
| D | ARMAsmBackend.cpp | 492 bool isAdd = true; in adjustFixupValue() local
495 isAdd = false; in adjustFixupValue()
501 Value |= isAdd << 23; in adjustFixupValue()
721 bool isAdd = true; in adjustFixupValue() local
724 isAdd = false; in adjustFixupValue()
732 return Value | (isAdd << 23); in adjustFixupValue()
741 bool isAdd = true; in adjustFixupValue() local
744 isAdd = false; in adjustFixupValue()
752 Value |= isAdd << 23; in adjustFixupValue()
768 bool isAdd = true; in adjustFixupValue() local
[all …]
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMMCCodeEmitter.cpp | 606 bool isAdd = true; in EncodeAddrModeOpValues() local
611 isAdd = false; in EncodeAddrModeOpValues()
617 isAdd = false; in EncodeAddrModeOpValues()
621 return isAdd; in EncodeAddrModeOpValues()
987 bool isAdd = true; in getAddrModeImm12OpValue() local
996 isAdd = false ; // 'U' bit is set as part of the fixup. in getAddrModeImm12OpValue()
1011 isAdd = false; in getAddrModeImm12OpValue()
1014 isAdd = false; in getAddrModeImm12OpValue()
1019 isAdd = EncodeAddrModeOpValues(MI, OpIdx, Reg, Imm12, Fixups, STI); in getAddrModeImm12OpValue()
1023 if (isAdd) in getAddrModeImm12OpValue()
[all …]
|
| D | ARMAsmBackend.cpp | 485 bool isAdd = true; in adjustFixupValue() local
488 isAdd = false; in adjustFixupValue()
494 Value |= isAdd << 23; in adjustFixupValue()
714 bool isAdd = true; in adjustFixupValue() local
717 isAdd = false; in adjustFixupValue()
725 return Value | (isAdd << 23); in adjustFixupValue()
734 bool isAdd = true; in adjustFixupValue() local
737 isAdd = false; in adjustFixupValue()
745 Value |= isAdd << 23; in adjustFixupValue()
761 bool isAdd = true; in adjustFixupValue() local
[all …]
|
| /external/apache-commons-math/src/main/java/org/apache/commons/math/fraction/ |
| D | Fraction.java | 476 private Fraction addSub(Fraction fraction, boolean isAdd) { in addSub() argument
482 return isAdd ? fraction : fraction.negate(); in addSub()
495 (isAdd ? MathUtils.addAndCheck(uvp, upv) : in addSub()
506 BigInteger t = isAdd ? uvp.add(upv) : uvp.subtract(upv); in addSub()
|
| /external/smali/dexlib2/src/main/java/org/jf/dexlib2/util/ |
| D | SyntheticAccessorFSM.java | 555 boolean isAdd = ((mathOp == ADD) && !negativeConstant) || in getIncrementType()
559 if (isAdd) { in getIncrementType()
565 if (isAdd) { in getIncrementType()
|
| /external/smali/dexlib2/src/main/ragel/ |
| D | SyntheticAccessorFSM.rl | 252 boolean isAdd = ((mathOp == ADD) && !negativeConstant) ||
256 if (isAdd) {
262 if (isAdd) {
|
| /external/llvm-project/llvm/utils/TableGen/ |
| D | InstrDocsEmitter.cpp | 111 FLAG(isAdd) in EmitInstrDocs()
|
| D | CodeGenInstruction.h | 248 bool isAdd : 1; variable
|
| D | InstrInfoEmitter.cpp | 754 if (Inst.isAdd) OS << "|(1ULL<<MCID::Add)"; in emitRecord()
|
| D | CodeGenInstruction.cpp | 385 isAdd = R->getValueAsBit("isAdd"); in CodeGenInstruction()
|
| /external/llvm-project/llvm/include/llvm/MC/ |
| D | MCInstrDesc.h | 262 bool isAdd() const { return Flags & (1ULL << MCID::Add); } in isAdd() function
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/MC/ |
| D | MCInstrDesc.h | 277 bool isAdd() const { return Flags & (1ULL << MCID::Add); } in isAdd() function
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonHardwareLoops.cpp | 421 bool isAdd = (UpdOpc == Hexagon::A2_addi || UpdOpc == Hexagon::A2_addp); in findInductionRegister() local
423 if (isAdd) { in findInductionRegister()
1602 bool isAdd = (UpdOpc == Hexagon::A2_addi || UpdOpc == Hexagon::A2_addp); in fixupInductionVariable() local
1604 if (isAdd) { in fixupInductionVariable()
|
| /external/llvm/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 524 bool isAdd; member
2185 ARM_AM::getAM3Opc(PostIdxReg.isAdd ? ARM_AM::add : ARM_AM::sub, 0); in addAM3OffsetOperands()
2392 bool isAdd = Imm >= 0; in addPostIdxImm8Operands() local
2394 Imm = (Imm < 0 ? -Imm : Imm) | (int)isAdd << 8; in addPostIdxImm8Operands()
2403 bool isAdd = Imm >= 0; in addPostIdxImm8s4Operands() local
2406 Imm = ((Imm < 0 ? -Imm : Imm) / 4) | (int)isAdd << 8; in addPostIdxImm8s4Operands()
2413 Inst.addOperand(MCOperand::createImm(PostIdxReg.isAdd)); in addPostIdxRegOperands()
2421 ARM_AM::AddrOpc opc = PostIdxReg.isAdd ? ARM_AM::add : ARM_AM::sub; in addPostIdxRegShiftedOperands()
2822 CreatePostIdxReg(unsigned RegNum, bool isAdd, ARM_AM::ShiftOpc ShiftTy, in CreatePostIdxReg() argument
2826 Op->PostIdxReg.isAdd = isAdd; in CreatePostIdxReg()
[all …]
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 795 bool isAdd; member
2874 ARM_AM::getAM3Opc(PostIdxReg.isAdd ? ARM_AM::add : ARM_AM::sub, 0); in addAM3OffsetOperands()
3095 bool isAdd = Imm >= 0; in addPostIdxImm8Operands() local
3097 Imm = (Imm < 0 ? -Imm : Imm) | (int)isAdd << 8; in addPostIdxImm8Operands()
3106 bool isAdd = Imm >= 0; in addPostIdxImm8s4Operands() local
3109 Imm = ((Imm < 0 ? -Imm : Imm) / 4) | (int)isAdd << 8; in addPostIdxImm8s4Operands()
3116 Inst.addOperand(MCOperand::createImm(PostIdxReg.isAdd)); in addPostIdxRegOperands()
3124 ARM_AM::AddrOpc opc = PostIdxReg.isAdd ? ARM_AM::add : ARM_AM::sub; in addPostIdxRegShiftedOperands()
3644 CreatePostIdxReg(unsigned RegNum, bool isAdd, ARM_AM::ShiftOpc ShiftTy, in CreatePostIdxReg() argument
3648 Op->PostIdxReg.isAdd = isAdd; in CreatePostIdxReg()
[all …]
|
| /external/llvm-project/llvm/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 861 bool isAdd; member
2940 ARM_AM::getAM3Opc(PostIdxReg.isAdd ? ARM_AM::add : ARM_AM::sub, 0); in addAM3OffsetOperands()
3161 bool isAdd = Imm >= 0; in addPostIdxImm8Operands() local
3163 Imm = (Imm < 0 ? -Imm : Imm) | (int)isAdd << 8; in addPostIdxImm8Operands()
3172 bool isAdd = Imm >= 0; in addPostIdxImm8s4Operands() local
3175 Imm = ((Imm < 0 ? -Imm : Imm) / 4) | (int)isAdd << 8; in addPostIdxImm8s4Operands()
3182 Inst.addOperand(MCOperand::createImm(PostIdxReg.isAdd)); in addPostIdxRegOperands()
3190 ARM_AM::AddrOpc opc = PostIdxReg.isAdd ? ARM_AM::add : ARM_AM::sub; in addPostIdxRegShiftedOperands()
3709 CreatePostIdxReg(unsigned RegNum, bool isAdd, ARM_AM::ShiftOpc ShiftTy, in CreatePostIdxReg() argument
3713 Op->PostIdxReg.isAdd = isAdd; in CreatePostIdxReg()
[all …]
|
| /external/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMInstrInfo.td | 2859 // {12} isAdd
2877 // {12} isAdd
2969 // {12} isAdd
2988 // {12} isAdd
3005 // {12} isAdd
3024 // {12} isAdd
3141 // {12} isAdd
3159 // {12} isAdd
3303 // {12} isAdd
3322 // {12} isAdd
[all …]
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMInstrInfo.td | 2736 // {12} isAdd
2754 // {12} isAdd
2846 // {12} isAdd
2865 // {12} isAdd
2882 // {12} isAdd
2901 // {12} isAdd
3007 // {12} isAdd
3025 // {12} isAdd
3169 // {12} isAdd
3188 // {12} isAdd
[all …]
|
| /external/llvm-project/llvm/lib/Target/Hexagon/ |
| D | HexagonHardwareLoops.cpp | 442 if (DI->getDesc().isAdd()) { in findInductionRegister()
1641 if (DI->getDesc().isAdd()) { in fixupInductionVariable()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonHardwareLoops.cpp | 442 if (DI->getDesc().isAdd()) { in findInductionRegister()
1641 if (DI->getDesc().isAdd()) { in fixupInductionVariable()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMInstrInfo.td | 2579 // {12} isAdd
2597 // {12} isAdd
2689 // {12} isAdd
2708 // {12} isAdd
2725 // {12} isAdd
2744 // {12} isAdd
2850 // {12} isAdd
2868 // {12} isAdd
3012 // {12} isAdd
3031 // {12} isAdd
[all …]
|
| D | ARMInstrFormats.td | 673 // {12} isAdd
691 // {12} isAdd
712 // {12} isAdd
765 // {8} isAdd
|