Home
last modified time | relevance | path

Searched refs:isInReg (Results 1 – 25 of 38) sorted by relevance

12

/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DTargetCallingConv.h74 bool isInReg() const { return IsInReg; } in isInReg() function
/external/llvm/include/llvm/Target/
DTargetCallingConv.h76 bool isInReg() const { return Flags & InReg; } in isInReg() function
DTargetCallingConv.td66 class CCIfInReg<CCAction A> : CCIf<"ArgFlags.isInReg()", A> {}
DTargetLowering.h2466 bool isInReg : 1; member
2476 ArgListEntry() : isSExt(false), isZExt(false), isInReg(false), in ArgListEntry()
/external/llvm-project/llvm/include/llvm/CodeGen/
DTargetCallingConv.h82 bool isInReg() const { return IsInReg; } in isInReg() function
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/
DMipsGenCallingConv.inc118 if (ArgFlags.isInReg()) {
274 if (ArgFlags.isInReg()) {
640 if (ArgFlags.isInReg()) {
715 if (ArgFlags.isInReg()) {
732 if (ArgFlags.isInReg()) {
/external/llvm/lib/Target/AMDGPU/
DAMDGPUCallingConv.td15 class CCIfNotInReg<CCAction A> : CCIf<"!ArgFlags.isInReg()", A> {}
DSIISelLowering.cpp619 if (CallConv == CallingConv::AMDGPU_PS && !Arg.Flags.isInReg() && in LowerFormalArguments()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DAMDGPUCallingConv.td14 class CCIfNotInReg<CCAction A> : CCIf<"!ArgFlags.isInReg()", A> {}
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/
DTargetCallingConv.td70 class CCIfInReg<CCAction A> : CCIf<"ArgFlags.isInReg()", A> {}
/external/llvm-project/llvm/include/llvm/Target/
DTargetCallingConv.td75 class CCIfInReg<CCAction A> : CCIf<"ArgFlags.isInReg()", A> {}
/external/llvm-project/llvm/lib/Target/AMDGPU/
DAMDGPUCallingConv.td14 class CCIfNotInReg<CCAction A> : CCIf<"!ArgFlags.isInReg()", A> {}
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/
DX86GenCallingConv.inc403 if (ArgFlags.isInReg()) {
433 if (ArgFlags.isInReg()) {
647 if (ArgFlags.isInReg()) {
659 if (ArgFlags.isInReg()) {
671 if (ArgFlags.isInReg()) {
2894 if (ArgFlags.isInReg()) {
/external/llvm/lib/Target/Mips/
DMipsFastISel.cpp1282 if (Flag.isInReg() || Flag.isSRet() || Flag.isNest() || Flag.isByVal()) in fastLowerCall()
/external/llvm/lib/Target/PowerPC/
DPPCFastISel.cpp1523 if (Flags.isInReg() || Flags.isSRet() || Flags.isNest() || Flags.isByVal()) in fastLowerCall()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsFastISel.cpp1522 if (Flag.isInReg() || Flag.isSRet() || Flag.isNest() || Flag.isByVal()) in fastLowerCall()
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenCallingConv.inc85 if (ArgFlags.isInReg()) {
/external/llvm-project/llvm/lib/Target/Mips/
DMipsFastISel.cpp1520 if (Flag.isInReg() || Flag.isSRet() || Flag.isNest() || Flag.isByVal()) in fastLowerCall()
/external/llvm-project/llvm/lib/Target/PowerPC/
DPPCFastISel.cpp1620 if (Flags.isInReg() || Flags.isSRet() || Flags.isNest() || Flags.isByVal()) in fastLowerCall()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCFastISel.cpp1613 if (Flags.isInReg() || Flags.isSRet() || Flags.isNest() || Flags.isByVal()) in fastLowerCall()
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGBuilder.cpp2066 Entry.isInReg = true; in visitSPDescriptorParent()
7516 Entry.isInReg = false; in LowerCallTo()
7589 if (Args[i].isInReg) in LowerCallTo()
DTargetLowering.cpp103 isInReg = CS->paramHasAttr(AttrIdx, Attribute::InReg); in setAttributes()
/external/llvm/lib/Target/X86/
DX86FastISel.cpp3360 ((Is64Bit || Ins[i].Flags.isInReg()) && !Subtarget->hasSSE1())) { in fastLowerCall()
/external/llvm-project/llvm/lib/Target/X86/
DX86FastISel.cpp3578 ((Is64Bit || Ins[i].Flags.isInReg()) && !Subtarget->hasSSE1())) { in fastLowerCall()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86FastISel.cpp3561 ((Is64Bit || Ins[i].Flags.isInReg()) && !Subtarget->hasSSE1())) { in fastLowerCall()

12