Home
last modified time | relevance | path

Searched refs:ldi (Results 1 – 25 of 99) sorted by relevance

1234

/external/llvm-project/llvm/test/MC/AVR/
Dmodifiers.s8 ldi r24, lo8(0x42)
9 ldi r24, lo8(0x2342)
11 ldi r24, lo8(0x23)
12 ldi r24, hi8(0x2342)
14 ; CHECK: ldi r24, lo8(66) ; encoding: [0x82,0xe4]
15 ; CHECK: ldi r24, lo8(9026) ; encoding: [0x82,0xe4]
17 ; CHECK: ldi r24, lo8(35) ; encoding: [0x83,0xe2]
18 ; CHECK: ldi r24, hi8(9026) ; encoding: [0x83,0xe2]
23 ldi r24, lo8(bar)
24 ldi r24, hi8(bar)
[all …]
Drelocations.s10 ldi r21, SYMBOL+3 label
39 ldi r24, lo8(bar+3) label
40 ldi r16, +lo8(abc) label
41 ldi r16, lo8(+(abc)) label
46 ldi r30, hi8(abc) label
47 ldi r16, +hi8(abc) label
48 ldi r16, hi8(+(abc)) label
52 ldi r16, -lo8(abc) label
53 ldi r16, lo8(-(abc)) label
57 ldi r16, -hi8(abc) label
[all …]
Dinst-ldi.s6 ldi r16, 241
7 ldi r29, 190
8 ldi r22, 172
9 ldi r27, 92
10 ldi r21, SYMBOL+3
12 ; CHECK: ldi r16, 241 ; encoding: [0x01,0xef]
13 ; CHECK: ldi r29, 190 ; encoding: [0xde,0xeb]
14 ; CHECK: ldi r22, 172 ; encoding: [0x6c,0xea]
15 ; CHECK: ldi r27, 92 ; encoding: [0xbc,0xe5]
17 ; CHECK: ldi r21, SYMBOL+3 ; encoding: [0x50'A',0xe0]
[all …]
Dinst-ser.s11 ; CHECK: ldi r16, 255 ; encoding: [0x0f,0xef]
12 ; CHECK: ldi r31, 255 ; encoding: [0xff,0xef]
13 ; CHECK: ldi r27, 255 ; encoding: [0xbf,0xef]
14 ; CHECK: ldi r31, 255 ; encoding: [0xff,0xef]
16 ; CHECK-INST: ldi r16, 255
17 ; CHECK-INST: ldi r31, 255
18 ; CHECK-INST: ldi r27, 255
19 ; CHECK-INST: ldi r31, 255
/external/llvm-project/llvm/test/CodeGen/AVR/calling-conv/c/
Dcall.ll13 ; CHECK: ldi r24, 64
20 ; CHECK: ldi r20, 4
21 ; CHECK-NEXT: ldi r21, 3
22 ; CHECK-NEXT: ldi r22, 2
23 ; CHECK-NEXT: ldi r23, 1
24 ; CHECK-NEXT: ldi r24, 64
31 ; CHECK: ldi r24, 1
32 ; CHECK-NEXT: ldi r22, 2
33 ; CHECK-NEXT: ldi r20, 3
34 ; CHECK-NEXT: ldi r18, 4
[all …]
Dcall_aggr.ll10 ; CHECK: ldi r20, 64
21 ; CHECK: ldi r22, 1
22 ; CHECK-NEXT: ldi r23, 2
23 ; CHECK-NEXT: ldi r24, 3
24 ; CHECK-NEXT: ldi r25, 4
31 ; CHECK: ldi r18, 4
32 ; CHECK-NEXT: ldi r19, 3
33 ; CHECK-NEXT: ldi r20, 2
34 ; CHECK-NEXT: ldi r21, 1
35 ; CHECK-NEXT: ldi r22, 23
[all …]
Dreturn.ll5 ; CHECK: ldi r24, 64
11 ; CHECK: ldi r24, 0
12 ; CHECK-NEXT: ldi r25, 4
18 ; CHECK: ldi r22, 78
19 ; CHECK-NEXT: ldi r23, 97
20 ; CHECK-NEXT: ldi r24, 188
21 ; CHECK-NEXT: ldi r25, 0
27 ; CHECK: ldi r18, 0
28 ; CHECK-NEXT: ldi r19, 255
Dreturn_aggr.ll8 ; CHECK: ldi r22, 64
21 ; CHECK: ldi r18, 4
22 ; CHECK-NEXT: ldi r19, 3
23 ; CHECK-NEXT: ldi r20, 2
24 ; CHECK-NEXT: ldi r21, 1
25 ; CHECK-NEXT: ldi r22, 0
26 ; CHECK-NEXT: ldi r23, 8
/external/llvm-project/llvm/test/CodeGen/AVR/
Dcall.ll20 ; CHECK: ldi r24, 12
22 ; CHECK: ldi r24, 12
23 ; CHECK: ldi r22, 13
24 ; CHECK: ldi r20, 14
33 ; CHECK: ldi [[REG1:r[0-9]+]], 10
34 ; CHECK: ldi [[REG2:r[0-9]+]], 11
44 ; CHECK: ldi r24, 1
45 ; CHECK: ldi r25, 2
46 ; CHECK: ldi r22, 2
47 ; CHECK: ldi r23, 2
[all …]
Ddirectmem.ll21 ; CHECK: ldi [[REG:r[0-9]+]], 6
36 ; CHECK: ldi [[REG1:r[0-9]+]], 3
38 ; CHECK: ldi [[REG3:r[0-9]+]], 1
39 ; CHECK: ldi [[REG2:r[0-9]+]], 2
68 ; CHECK: ldi [[REG1:r[0-9]+]], 187
69 ; CHECK: ldi [[REG2:r[0-9]+]], 170
87 ; CHECK: ldi [[REG1:r[0-9]+]], 221
88 ; CHECK: ldi [[REG2:r[0-9]+]], 170
92 ; CHECK: ldi [[REG1:r[0-9]+]], 204
93 ; CHECK: ldi [[REG2:r[0-9]+]], 170
[all …]
Deor.ll14 ; CHECK: ldi r25, 5
30 ; CHECK: ldi r18, 210
31 ; CHECK: ldi r19, 4
50 ; CHECK: ldi r18, 210
51 ; CHECK: ldi r19, 4
74 ; CHECK: ldi r30, 253
75 ; CHECK: ldi r31, 255
78 ; CHECK: ldi r30, 155
79 ; CHECK: ldi r31, 88
82 ; CHECK: ldi r30, 76
[all …]
Dreturn.ll15 ; CHECK: ldi r24, 5
34 ; CHECK: ldi r24, 57
35 ; CHECK: ldi r25, 48
54 ; CHECK: ldi r22, 21
55 ; CHECK: ldi r23, 205
56 ; CHECK: ldi r24, 91
57 ; CHECK: ldi r25, 7
77 ; CHECK: ldi r18, 204
78 ; CHECK: ldi r19, 204
79 ; CHECK: ldi r20, 104
[all …]
Dvarargs.ll43 ; CHECK: ldi [[REG1:r[0-9]+]], 189
44 ; CHECK: ldi [[REG2:r[0-9]+]], 205
47 ; CHECK: ldi [[REG1:r[0-9]+]], 191
48 ; CHECK: ldi [[REG2:r[0-9]+]], 223
51 ; CHECK: ldi [[REG1:r[0-9]+]], 205
52 ; CHECK: ldi [[REG2:r[0-9]+]], 171
/external/llvm-project/lld/test/ELF/
Davr-reloc.s9 ; CHECK: ldi r20, 0x78
10 ; CHECK-NEXT: ldi r20, 0x56
11 ; CHECK-NEXT: ldi r20, 0x34
12 ; CHECK-NEXT: ldi r20, 0x12
13 ; CHECK-NEXT: ldi r20, 0x3c
14 ; CHECK-NEXT: ldi r20, 0x2b
15 ; CHECK-NEXT: ldi r20, 0x1a
16 ; CHECK-NEXT: ldi r20, 0xff
17 ldi r20, lo8(a) ; R_AVR_LO8_LDI label
18 ldi r20, hi8(a) ; R_AVR_HI8_LDI label
[all …]
/external/python/cpython2/Modules/_ctypes/libffi/src/frv/
Deabi.S65 ldi @(fp, #-4), gr4
67 ldi @(fp, #-8), gr9
78 ldi @(sp, #0), gr8
79 ldi @(sp, #4), gr9
80 ldi @(sp, #8), gr10
81 ldi @(sp, #12), gr11
82 ldi @(sp, #16), gr12
83 ldi @(sp, #20), gr13
89 ldi @(fp, #-20), gr3
95 ldi @(fp, -24), gr4
[all …]
/external/libffi/src/frv/
Deabi.S65 ldi @(fp, #-4), gr4
67 ldi @(fp, #-8), gr9
78 ldi @(sp, #0), gr8
79 ldi @(sp, #4), gr9
80 ldi @(sp, #8), gr10
81 ldi @(sp, #12), gr11
82 ldi @(sp, #16), gr12
83 ldi @(sp, #20), gr13
89 ldi @(fp, #-20), gr3
95 ldi @(fp, -24), gr4
[all …]
/external/llvm/test/MC/Mips/msa/
Dtest_i10.s3 # CHECK: ldi.b $w8, 198 # encoding: [0x7b,0x06,0x32,0x07]
4 # CHECK: ldi.h $w20, 313 # encoding: [0x7b,0x29,0xcd,0x07]
5 # CHECK: ldi.w $w24, 492 # encoding: [0x7b,0x4f,0x66,0x07]
6 # CHECK: ldi.d $w27, -180 # encoding: [0x7b,0x7a,0x66,0xc7]
8 ldi.b $w8, 198
9 ldi.h $w20, 313
10 ldi.w $w24, 492
11 ldi.d $w27, -180
/external/llvm-project/llvm/test/MC/Mips/msa/
Dtest_i10.s3 # CHECK: ldi.b $w8, 198 # encoding: [0x7b,0x06,0x32,0x07]
4 # CHECK: ldi.h $w20, 313 # encoding: [0x7b,0x29,0xcd,0x07]
5 # CHECK: ldi.w $w24, 492 # encoding: [0x7b,0x4f,0x66,0x07]
6 # CHECK: ldi.d $w27, -180 # encoding: [0x7b,0x7a,0x66,0xc7]
8 ldi.b $w8, 198
9 ldi.h $w20, 313
10 ldi.w $w24, 492
11 ldi.d $w27, -180
/external/llvm-project/llvm/test/CodeGen/Mips/msa/
Di10.ll95 %0 = call <16 x i8> @llvm.mips.ldi.b(i32 3)
97 %1 = call <16 x i8> @llvm.mips.ldi.b(i32 -3)
102 declare <16 x i8> @llvm.mips.ldi.b(i32)
105 ; CHECK-DAG: ldi.b {{\$w[0-9]}}, 3
106 ; CHECK-DAG: ldi.b {{\$w[0-9]}}, -3
113 %0 = call <8 x i16> @llvm.mips.ldi.h(i32 3)
115 %1 = call <8 x i16> @llvm.mips.ldi.h(i32 -3)
120 declare <8 x i16> @llvm.mips.ldi.h(i32)
123 ; CHECK-DAG: ldi.h {{\$w[0-9]}}, 3
124 ; CHECK-DAG: ldi.h {{\$w[0-9]}}, -3
[all …]
Dremat-ldi.ll4 ; Test that checks if spill for ldi can be avoided and instruction will be
16 ; CHECK-NEXT: ldi.b $w0, 1
21 ; CHECK-NEXT: ldi.b $w0, 1
41 ; CHECK-NEXT: ldi.h $w0, 2
46 ; CHECK-NEXT: ldi.h $w0, 2
66 ; CHECK-NEXT: ldi.w $w0, 3
71 ; CHECK-NEXT: ldi.w $w0, 3
91 ; CHECK-NEXT: ldi.d $w0, 4
96 ; CHECK-NEXT: ldi.d $w0, 4
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/MCTargetDesc/
DAVRAsmBackend.cpp185 namespace ldi { namespace
205 ldi::fixup(Size, Fixup, Value, Ctx); in lo8()
211 ldi::fixup(Size, Fixup, Value, Ctx); in hi8()
217 ldi::fixup(Size, Fixup, Value, Ctx); in hh8()
223 ldi::fixup(Size, Fixup, Value, Ctx); in ms8()
264 adjust::ldi::fixup(Size, Fixup, Value, Ctx); in adjustFixupValue()
267 adjust::ldi::lo8(Size, Fixup, Value, Ctx); in adjustFixupValue()
272 adjust::ldi::lo8(Size, Fixup, Value, Ctx); in adjustFixupValue()
275 adjust::ldi::hi8(Size, Fixup, Value, Ctx); in adjustFixupValue()
280 adjust::ldi::hi8(Size, Fixup, Value, Ctx); in adjustFixupValue()
[all …]
/external/llvm-project/llvm/lib/Target/AVR/MCTargetDesc/
DAVRAsmBackend.cpp195 namespace ldi { namespace
215 ldi::fixup(Size, Fixup, Value, Ctx); in lo8()
221 ldi::fixup(Size, Fixup, Value, Ctx); in hi8()
227 ldi::fixup(Size, Fixup, Value, Ctx); in hh8()
233 ldi::fixup(Size, Fixup, Value, Ctx); in ms8()
263 adjust::ldi::fixup(Size, Fixup, Value, Ctx); in adjustFixupValue()
266 adjust::ldi::lo8(Size, Fixup, Value, Ctx); in adjustFixupValue()
271 adjust::ldi::lo8(Size, Fixup, Value, Ctx); in adjustFixupValue()
274 adjust::ldi::hi8(Size, Fixup, Value, Ctx); in adjustFixupValue()
279 adjust::ldi::hi8(Size, Fixup, Value, Ctx); in adjustFixupValue()
[all …]
/external/llvm-project/llvm/test/MC/Disassembler/Mips/msa/
Dtest_i10.txt3 0x7b 0x06 0x32 0x07 # CHECK: ldi.b $w8, 198
4 0x7b 0x29 0xcd 0x07 # CHECK: ldi.h $w20, 313
5 0x7b 0x4f 0x66 0x07 # CHECK: ldi.w $w24, 492
6 0x7b 0x7a 0x66 0xc7 # CHECK: ldi.d $w27, 844
/external/llvm/test/MC/Disassembler/Mips/msa/
Dtest_i10.txt3 0x7b 0x06 0x32 0x07 # CHECK: ldi.b $w8, 198
4 0x7b 0x29 0xcd 0x07 # CHECK: ldi.h $w20, 313
5 0x7b 0x4f 0x66 0x07 # CHECK: ldi.w $w24, 492
6 0x7b 0x7a 0x66 0xc7 # CHECK: ldi.d $w27, 844
/external/capstone/suite/MC/Mips/
Dtest_i10.s.cs2 0x7b,0x06,0x32,0x07 = ldi.b $w8, 198
3 0x7b,0x29,0xcd,0x07 = ldi.h $w20, 313
4 0x7b,0x4f,0x66,0x07 = ldi.w $w24, 492

1234