| /external/mesa3d/prebuilt-intermediates/ir3/ |
| D | ir3_nir_trig.c | 89 nir_op_fsub,
|
| /external/mesa3d/src/compiler/nir/ |
| D | nir_lower_double_ops.c | 621 case nir_op_fsub: return nir_lower_dsub; in nir_lower_doubles_op_to_options_mask()
697 case nir_op_fsub: in lower_doubles_instr()
704 case nir_op_fsub: in lower_doubles_instr()
|
| D | nir_lower_int_to_float.c | 78 case nir_op_isub: alu->op = nir_op_fsub; break; in lower_alu_instr()
|
| D | nir_loop_analyze.c | 638 span = eval_const_binop(nir_op_fsub, bit_size, limit, initial, in get_iteration()
|
| /external/mesa3d/prebuilt-intermediates/nir/ |
| D | nir_opcodes.h | 241 nir_op_fsub, enumerator
|
| D | nir_opt_algebraic.c | 5100 nir_op_fsub,
5140 nir_op_fsub,
25243 nir_op_fsub,
25293 nir_op_fsub,
25343 nir_op_fsub,
25367 nir_op_fsub,
25427 nir_op_fsub,
25477 nir_op_fsub,
25527 nir_op_fsub,
25551 nir_op_fsub,
[all …]
|
| D | nir_builder_opcodes.h | 1076 return nir_build_alu(build, nir_op_fsub, src0, src1, NULL, NULL); in nir_fsub()
|
| D | nir_constant_expressions.c | 47092 case nir_op_fsub: in nir_eval_const_opcode()
|
| /external/mesa3d/prebuilt-intermediates/midgard/ |
| D | midgard_nir_algebraic.c | 336 nir_op_fsub,
1993 [nir_op_fsub] = {
|
| /external/mesa3d/src/gallium/drivers/freedreno/a2xx/ |
| D | ir2_nir.c | 298 [nir_op_fsub] = {ADDs, ADDv}, in instr_create_alu()
457 case nir_op_fsub: in emit_alu()
|
| /external/mesa3d/src/compiler/spirv/ |
| D | vtn_alu.c | 274 case SpvOpFSub: return nir_op_fsub; in vtn_nir_alu_op_for_spirv_opcode()
|
| /external/mesa3d/src/panfrost/bifrost/ |
| D | bifrost_compile.c | 920 case nir_op_fsub: in bi_class_for_nir_alu()
1219 case nir_op_fsub: in emit_alu()
|
| /external/mesa3d/src/mesa/program/ |
| D | prog_to_nir.c | 643 [OPCODE_SUB] = nir_op_fsub,
|
| /external/mesa3d/src/amd/compiler/ |
| D | aco_instruction_selection_setup.cpp | 678 case nir_op_fsub: in init_context()
|
| D | aco_instruction_selection.cpp | 1800 case nir_op_fsub: { in visit_alu_instr()
|
| /external/mesa3d/src/gallium/drivers/r600/sfn/ |
| D | sfn_emitaluinstruction.cpp | 145 case nir_op_fsub: return emit_alu_op2(instr, op2_add, op2_opt_neg_src1); in do_emit()
|
| /external/mesa3d/src/intel/compiler/ |
| D | brw_vec4_nir.cpp | 1886 case nir_op_fsub: in nir_emit_alu()
|
| /external/mesa3d/src/gallium/auxiliary/nir/ |
| D | nir_to_tgsi.c | 807 case nir_op_fsub: in ntt_emit_alu()
|
| /external/mesa3d/src/gallium/drivers/zink/nir_to_spirv/ |
| D | nir_to_spirv.c | 1293 BINOP(nir_op_fsub, SpvOpFSub) in emit_alu()
|
| /external/mesa3d/src/broadcom/compiler/ |
| D | nir_to_vir.c | 1002 case nir_op_fsub: in ntq_emit_alu()
|
| /external/mesa3d/src/gallium/drivers/vc4/ |
| D | vc4_program.c | 1141 case nir_op_fsub: in ntq_emit_alu()
|
| /external/mesa3d/src/freedreno/ir3/ |
| D | ir3_compiler_nir.c | 450 case nir_op_fsub: in emit_alu()
|
| /external/mesa3d/src/amd/llvm/ |
| D | ac_nir_to_llvm.c | 621 case nir_op_fsub: in visit_alu()
|
| /external/mesa3d/docs/relnotes/ |
| D | 20.1.0.rst | 3972 - aco: implement 16-bit nir_op_fsub/nir_op_fadd
|