Home
last modified time | relevance | path

Searched refs:plxv (Results 1 – 11 of 11) sorted by relevance

/external/llvm-project/llvm/test/CodeGen/PowerPC/
Dmma-acc-memops.ll15 ; LE-PAIRED-NEXT: plxv vs1, f@PCREL+96(0), 1
16 ; LE-PAIRED-NEXT: plxv vs0, f@PCREL+112(0), 1
17 ; LE-PAIRED-NEXT: plxv vs3, f@PCREL+64(0), 1
18 ; LE-PAIRED-NEXT: plxv vs2, f@PCREL+80(0), 1
92 ; LE-PAIRED-NEXT: plxv vs1, f@PCREL+43(0), 1
93 ; LE-PAIRED-NEXT: plxv vs0, f@PCREL+59(0), 1
94 ; LE-PAIRED-NEXT: plxv vs3, f@PCREL+11(0), 1
95 ; LE-PAIRED-NEXT: plxv vs2, f@PCREL+27(0), 1
137 ; LE-PAIRED-NEXT: plxv vs1, g@PCREL+32(0), 1
138 ; LE-PAIRED-NEXT: plxv vs0, g@PCREL+48(0), 1
[all …]
Dconstant-pool.ll60 ; CHECK-NEXT: plxv vs34, .LCPI3_0@PCREL(0), 1
76 ; CHECK-NEXT: plxv vs34, .LCPI4_0@PCREL(0), 1
92 ; CHECK-NEXT: plxv vs34, .LCPI5_0@PCREL(0), 1
108 ; CHECK-NEXT: plxv vs34, .LCPI6_0@PCREL(0), 1
124 ; CHECK-NEXT: plxv vs34, .LCPI7_0@PCREL(0), 1
140 ; CHECK-NEXT: plxv vs34, .LCPI8_0@PCREL(0), 1
156 ; CHECK-NEXT: plxv vs34, .LCPI9_0@PCREL(0), 1
172 ; CHECK-NEXT: plxv vs34, .LCPI10_0@PCREL(0), 1
311 ; CHECK-NEXT: plxv vs35, .LCPI15_0@PCREL(0), 1
313 ; CHECK-NEXT: plxv vs35, .LCPI15_1@PCREL(0), 1
[all …]
Dp10-splatImm-CPload-pcrel.ll20 ; CHECK-NEXT: plxv vs34, .LCPI0_0@PCREL(0), 1
37 ; CHECK-NEXT: plxv vs34, .LCPI1_0@PCREL(0), 1
54 ; CHECK-NEXT: plxv vs34, .LCPI2_0@PCREL(0), 1
Dglobal-address-non-got-indirect-access.ll160 ; CHECK-NEXT: plxv v2, _ZL19Static__Float128Var@PCREL(0), 1
170 ; CHECK-NEXT: plxv v2, _ZL25StaticVectorSignedCharVar@PCREL(0), 1
180 ; CHECK-NEXT: plxv v2, _ZL26StaticVectorSignedShortVar@PCREL(0), 1
190 ; CHECK-NEXT: plxv v2, _ZL24StaticVectorSignedIntVar@PCREL(0), 1
200 ; CHECK-NEXT: plxv v2, _ZL29StaticVectorSignedLongLongVar@PCREL(0), 1
210 ; CHECK-NEXT: plxv v2, _ZL29StaticVectorSigned__Int128Var@PCREL(0), 1
220 ; CHECK-NEXT: plxv v2, _ZL20StaticVectorFloatVar@PCREL(0), 1
230 ; CHECK-NEXT: plxv v2, _ZL21StaticVectorDoubleVar@PCREL(0), 1
Dp10-vector-rotate.ll29 ; CHECK-LE-NEXT: plxv v3, .LCPI1_0@PCREL(0), 1
50 ; CHECK-LE-NEXT: plxv v3, .LCPI2_0@PCREL(0), 1
84 ; CHECK-LE-NEXT: plxv v5, .LCPI4_0@PCREL(0), 1
/external/llvm-project/llvm/test/MC/PowerPC/
Dppc64-encoding-ISA31-errors.s43 plxv 1, 32(1), 1 label
Dppc64-encoding-ISA31.s6 # CHECK-BE: plxv 63, 8589934591(0), 1 # encoding: [0x04,0x11,0xff,0xff
8 # CHECK-LE: plxv 63, 8589934591(0), 1 # encoding: [0xff,0xff,0x11,0x04
10 plxv 63, 8589934591(0), 1
11 # CHECK-BE: plxv 33, -8589934592(31), 0 # encoding: [0x04,0x02,0x00,0x00
13 # CHECK-LE: plxv 33, -8589934592(31), 0 # encoding: [0x00,0x00,0x02,0x04
15 plxv 33, -8589934592(31), 0
/external/llvm-project/llvm/test/MC/Disassembler/PowerPC/
Dppc64-encoding-ISA31-invalid.txt68 # This would be plxv 31, 8589934591(3), 1
Dppc64-encoding-ISA31.txt11 # CHECK: plxv 31, 8589934591(3), 0
15 # CHECK: plxv 15, 1(31), 0
19 # CHECK: plxv 31, -8589934592(0), 1
/external/llvm-project/lld/test/ELF/
Dppc64-got-to-pcrel-relaxation.s235 # CHECK-S-NEXT: plxv 34
/external/llvm-project/llvm/lib/Target/PowerPC/
DPPCInstrPrefix.td869 (ins memri34_pcrel:$D_RA), "plxv $XT, $D_RA",