Home
last modified time | relevance | path

Searched refs:sseu (Results 1 – 8 of 8) sorted by relevance

/external/igt-gpu-tools/tests/i915/
Dgem_ctx_sseu.c100 struct drm_i915_gem_context_param_sseu sseu = { }; in kernel_has_per_context_sseu_support() local
103 .size = sizeof(sseu), in kernel_has_per_context_sseu_support()
104 .value = to_user_pointer(&sseu), in kernel_has_per_context_sseu_support()
111 arg.value = to_user_pointer(&sseu); in kernel_has_per_context_sseu_support()
135 struct drm_i915_gem_context_param_sseu sseu = { }; in test_engines() local
139 .size = sizeof(sseu), in test_engines()
140 .value = to_user_pointer(&sseu) in test_engines()
147 sseu.engine.engine_instance = -1; /* Assumed invalid. */ in test_engines()
150 sseu.engine.engine_class = I915_ENGINE_CLASS_INVALID; /* Both invalid. */ in test_engines()
153 sseu.engine.engine_instance = 0; /* Class invalid. */ in test_engines()
[all …]
Dgem_media_vme.c105 struct drm_i915_gem_context_param_sseu sseu = { }; in shut_non_vme_subslices() local
109 .size = sizeof(sseu), in shut_non_vme_subslices()
110 .value = to_user_pointer(&sseu), in shut_non_vme_subslices()
123 sseu.subslice_mask = in shut_non_vme_subslices()
124 switch_off_n_bits(sseu.subslice_mask, in shut_non_vme_subslices()
125 __builtin_popcount(sseu.subslice_mask) / 2); in shut_non_vme_subslices()
/external/igt-gpu-tools/benchmarks/
Dgem_wsim.c104 bool sseu; member
140 int sseu; member
176 uint64_t sseu; member
186 bool sseu; member
746 step.sseu = tmp; in parse_workload()
1000 wrk->sseu = arg->sseu; in parse_workload()
1046 wrk->sseu = _wrk->sseu; in clone_workload()
1420 struct drm_i915_gem_context_param_sseu sseu = get_device_sseu(); in set_ctx_sseu() local
1427 sseu.flags = I915_CONTEXT_SSEU_FLAG_ENGINE_INDEX; in set_ctx_sseu()
1428 sseu.engine.engine_class = I915_ENGINE_CLASS_INVALID; in set_ctx_sseu()
[all …]
/external/mesa3d/src/intel/perf/
Dgen_perf.c599 i915_get_sseu(int drm_fd, struct drm_i915_gem_context_param_sseu *sseu) in i915_get_sseu() argument
603 .size = sizeof(*sseu), in i915_get_sseu()
604 .value = to_user_pointer(sseu) in i915_get_sseu()
712 i915_get_sseu(fd, &perf->sseu); in oa_metrics_available()
Dgen_perf.h254 struct drm_i915_gem_context_param_sseu sseu; member
Dgen_perf_query.c374 DRM_I915_PERF_PROP_GLOBAL_SSEU, to_user_pointer(&perf_ctx->perf->sseu), in gen_perf_open()
/external/mesa3d/src/intel/vulkan/
Danv_perf.c109 properties[p++] = (uintptr_t) &device->physical->perf->sseu; in anv_device_perf_open()
/external/mesa3d/docs/relnotes/
D20.1.0.rst2841 - intel/perf: store default sseu configuration
2842 - intel/perf: specify sseu configuration when supported