Home
last modified time | relevance | path

Searched refs:swr (Results 1 – 25 of 186) sorted by relevance

12345678

/external/mesa3d/src/gallium/drivers/swr/
Dswr_screen.cpp611 const unsigned width = align(res->swr.width, res->swr.halign); in swr_displaytarget_layout()
612 const unsigned height = align(res->swr.height, res->swr.valign); in swr_displaytarget_layout()
628 res->swr.xpBaseAddress = (gfxptr_t)map; in swr_displaytarget_layout()
700 res->swr.width = pt->width0; in swr_texture_layout()
701 res->swr.height = pt->height0; in swr_texture_layout()
702 res->swr.type = swr_convert_target_type(pt->target); in swr_texture_layout()
703 res->swr.tileMode = SWR_TILE_NONE; in swr_texture_layout()
704 res->swr.format = mesa_to_swr_format(fmt); in swr_texture_layout()
705 res->swr.numSamples = std::max(1u, pt->nr_samples); in swr_texture_layout()
708 res->swr.halign = KNOB_MACROTILE_X_DIM; in swr_texture_layout()
[all …]
Dswr_context.cpp140 pt->stride = spr->swr.pitch; in swr_transfer_map()
141 pt->layer_stride = spr->swr.qpitch * spr->swr.pitch; in swr_transfer_map()
149 zbase = (z * spr->swr.qpitch + box->y) * spr->swr.pitch + in swr_transfer_map()
156 ((uint8_t*)(spr->swr.xpBaseAddress))[zbase + 4 * x + 3] = in swr_transfer_map()
160 ((uint8_t*)(spr->swr.xpBaseAddress))[zbase + 8 * x + 4] = in swr_transfer_map()
163 zbase += spr->swr.pitch; in swr_transfer_map()
175 return (void*)(spr->swr.xpBaseAddress + offset + spr->mip_offsets[level]); in swr_transfer_map()
196 zbase = (z * spr->swr.qpitch + box.y) * spr->swr.pitch + in swr_transfer_flush_region()
204 ((uint8_t*)(spr->swr.xpBaseAddress))[zbase + 4 * x + 3]; in swr_transfer_flush_region()
208 ((uint8_t*)(spr->swr.xpBaseAddress))[zbase + 8 * x + 4]; in swr_transfer_flush_region()
[all …]
Dswr_state.cpp879 SWR_SURFACE_STATE *swr = &swr_res->swr; in swr_update_texture_state() local
883 swr = &swr_res->secondary; in swr_update_texture_state()
889 jit_tex->base_ptr = (uint8_t*)swr->xpBaseAddress; in swr_update_texture_state()
890 jit_tex->num_samples = swr->numSamples; in swr_update_texture_state()
901 swr->qpitch * swr->pitch; in swr_update_texture_state()
912 jit_tex->row_stride[level] = swr->pitch; in swr_update_texture_state()
913 jit_tex->img_stride[level] = swr->qpitch * swr->pitch; in swr_update_texture_state()
1020 const struct swr_resource *swr = swr_resource(sf->texture); in swr_change_rt() local
1021 const SWR_SURFACE_STATE *swr_surface = &swr->swr; in swr_change_rt()
1024 if (attachment == SWR_ATTACHMENT_STENCIL && swr->secondary.xpBaseAddress) { in swr_change_rt()
[all …]
Dswr_resource.h45 SWR_SURFACE_STATE swr; member
99 return (uint8_t*)(swr_r->swr.xpBaseAddress); in swr_resource_data()
Dmeson.build207 error('Cannot find AVX support for swr. (these are required for SWR an all architectures.)')
210 shared_swr = get_option('shared-swr')
223 error('Cannot find SKX support for swr.')
265 error('Cannot find KNL support for swr.')
311 error('Cannot find AVX2 support for swr.')
389 # The swr_avx_args are needed for intrensic usage in swr api headers.
/external/mesa3d/docs/
Dfeatures.txt39 ….30 --- all DONE: freedreno, i965, nv50, nvc0, r600, radeonsi, llvmpipe, softpipe, swr, virgl, zink
66 … DONE (freedreno/a5xx+, freedreno (*), llvmpipe (*), softpipe (*), swr (*), panfrost)
69 (*) freedreno (a2xx-a4xx), llvmpipe, softpipe, and swr have fake Multisample anti-aliasing support
72 …all DONE: freedreno, i965, nv50, nvc0, r600, radeonsi, llvmpipe, softpipe, swr, virgl, panfrost, z…
85 GL 3.2, GLSL 1.50 --- all DONE: i965, nv50, nvc0, r600, radeonsi, llvmpipe, softpipe, swr, virgl, z…
102 GL_ARB_blend_func_extended DONE (freedreno/a3xx, swr, panfrost)
104 GL_ARB_occlusion_query2 DONE (freedreno, swr, v3d, panfrost)
106 GL_ARB_shader_bit_encoding DONE (freedreno, swr, v3d, panfrost)
107 GL_ARB_texture_rgb10_a2ui DONE (freedreno, swr, panfrost)
108 GL_ARB_texture_swizzle DONE (freedreno, swr, v3d, panfrost)
[all …]
/external/oboe/samples/RhythmGame/src/main/cpp/audio/
DFFMpegExtractor.cpp207 SwrContext *swr = swr_alloc(); in decode() local
208 av_opt_set_int(swr, "in_channel_count", stream->codecpar->channels, 0); in decode()
209 av_opt_set_int(swr, "out_channel_count", targetProperties.channelCount, 0); in decode()
210 av_opt_set_int(swr, "in_channel_layout", stream->codecpar->channel_layout, 0); in decode()
211 av_opt_set_int(swr, "out_channel_layout", outChannelLayout, 0); in decode()
212 av_opt_set_int(swr, "in_sample_rate", stream->codecpar->sample_rate, 0); in decode()
213 av_opt_set_int(swr, "out_sample_rate", targetProperties.sampleRate, 0); in decode()
214 av_opt_set_int(swr, "in_sample_fmt", stream->codecpar->format, 0); in decode()
215 av_opt_set_sample_fmt(swr, "out_sample_fmt", AV_SAMPLE_FMT_FLT, 0); in decode()
216 av_opt_set_int(swr, "force_resampling", 1, 0); in decode()
[all …]
/external/mesa3d/docs/drivers/openswr/
Dusage.rst14 To build with GNU automake, select building the swr driver at
17 configure --with-gallium-drivers=swrast,swr
32 build/linux-x86_64/gallium/drivers/swr/libswrAVX.so
33 build/linux-x86_64/gallium/drivers/swr/libswrAVX2.so
39 GALLIUM_DRIVER=swr
/external/llvm-project/llvm/test/CodeGen/Mips/
Dload-store-left-right.ll61 ; MIPS32-EL: swr $[[R0]], 0($[[R1]])
64 ; MIPS32-EB: swr $[[R0]], 3($[[R1]])
70 ; MIPS64-EL: swr $[[R0]], 0($[[R1]])
73 ; MIPS64R2-EL: swr $[[R0]], 0($[[R1]])
76 ; MIPS64-EB: swr $[[R0]], 3($[[R1]])
79 ; MIPS64R2-EB: swr $[[R0]], 3($[[R1]])
210 ; MIPS32-EL-DAG: swr $[[A1]], 0($[[R1]])
212 ; MIPS32-EL-DAG: swr $[[A2]], 4($[[R1]])
215 ; MIPS32-EB-DAG: swr $[[A1]], 3($[[R1]])
217 ; MIPS32-EB-DAG: swr $[[A1]], 7($[[R1]])
[all …]
Dswzero.ll8 ; CHECK: swr $zero
/external/llvm-project/llvm/test/MC/Mips/
Dmicromips-loadstore-unaligned.s15 # CHECK-EL: swr $4, 16($5) # encoding: [0x85,0x60,0x10,0x90]
22 # CHECK-EB: swr $4, 16($5) # encoding: [0x60,0x85,0x90,0x10]
26 swr $4, 16($5)
Dmips-expansions.s1265 # CHECK-BE: swr $8, 3($zero) # encoding: [0xb8,0x08,0x00,0x03]
1267 # CHECK-LE: swr $8, 0($zero) # encoding: [0x00,0x00,0x08,0xb8]
1271 # CHECK-BE: swr $8, 5($zero) # encoding: [0xb8,0x08,0x00,0x05]
1273 # CHECK-LE: swr $8, 2($zero) # encoding: [0x02,0x00,0x08,0xb8]
1280 # CHECK-BE: swr $8, 3($1) # encoding: [0xb8,0x28,0x00,0x03]
1284 # CHECK-LE: swr $8, 0($1) # encoding: [0x00,0x00,0x28,0xb8]
1288 # CHECK-BE: swr $8, -32765($zero) # encoding: [0xb8,0x08,0x80,0x03]
1290 # CHECK-LE: swr $8, -32768($zero) # encoding: [0x00,0x80,0x08,0xb8]
1297 # CHECK-BE: swr $8, 3($1) # encoding: [0xb8,0x28,0x00,0x03]
1301 # CHECK-LE: swr $8, 0($1) # encoding: [0x00,0x00,0x28,0xb8]
[all …]
/external/llvm/test/MC/Mips/
Dmicromips-loadstore-unaligned.s15 # CHECK-EL: swr $4, 16($5) # encoding: [0x85,0x60,0x10,0x90]
22 # CHECK-EB: swr $4, 16($5) # encoding: [0x60,0x85,0x90,0x10]
26 swr $4, 16($5)
/external/llvm/test/CodeGen/Mips/
Dload-store-left-right.ll55 ; MIPS32-EL: swr $[[R0]], 0($[[R1]])
58 ; MIPS32-EB: swr $[[R0]], 3($[[R1]])
64 ; MIPS64-EL: swr $[[R0]], 0($[[R1]])
67 ; MIPS64-EB: swr $[[R0]], 3($[[R1]])
178 ; MIPS32-EL-DAG: swr $[[A1]], 0($[[R1]])
180 ; MIPS32-EL-DAG: swr $[[A2]], 4($[[R1]])
183 ; MIPS32-EB-DAG: swr $[[A1]], 3($[[R1]])
185 ; MIPS32-EB-DAG: swr $[[A1]], 7($[[R1]])
209 ; MIPS32-EL: swr $[[R0]], 0($[[R1]])
212 ; MIPS32-EB: swr $[[R0]], 3($[[R1]])
[all …]
Dswzero.ll8 ; CHECK: swr $zero
/external/llvm-project/llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/
Dstore_split_because_of_memsize_or_align.ll125 ; MIPS32-NEXT: swr $6, 0($4)
146 ; MIPS32-NEXT: swr $6, 0($4)
209 ; MIPS32-NEXT: swr $6, 0($4)
232 ; MIPS32-NEXT: swr $6, 0($4)
295 ; MIPS32-NEXT: swr $6, 0($4)
326 ; MIPS32-NEXT: swr $6, 0($4)
413 ; MIPS32-NEXT: swr $3, 0($2)
415 ; MIPS32-NEXT: swr $1, 4($2)
438 ; MIPS32-NEXT: swr $3, 0($2)
440 ; MIPS32-NEXT: swr $1, 4($2)
[all …]
Dstore_4_unaligned.ll21 ; MIPS32-NEXT: swr $1, 0($2)
43 ; MIPS32-NEXT: swr $1, 0($2)
104 ; MIPS32-NEXT: swr $4, 0($1)
125 ; MIPS32-NEXT: swr $4, 0($1)
/external/mesa3d/docs/relnotes/
D17.1.6.rst87 - swr: don't forget to link AVX/AVX2 against pthreads
91 - cherry-ignore: add "swr/rast: non-regex knob fallback code for gcc <
93 - cherry-ignore: add "swr: fix transform feedback logic"
103 - swr: remove unneeded fallback strcasecmp define
178 - swr/rast: quit using linux-specific gettid()
179 - swr/rast: fix scons gen_knobs.h dependency
D18.2.4.rst32 - swr fail to build with llvm-libs 6.0.1
50 - swr/rast: ignore CreateElementUnorderedAtomicMemCpy
51 - swr/rast: fix intrinsic/function for LLVM 7 compatibility
D12.0.5.rst107 - swr: [rasterizer jitter] cleanup supporting different llvm versions
108 - swr: [rasterizer jitter] fix llvm-3.7 compile
109 - swr: [rasterizer] add support for llvm-3.9
D17.1.7.rst49 - cherry-ignore: add "swr: use the correct variable for no undefined
52 - cherry-ignore: add "configure: remove trailing "-a" in swr
121 - swr/rast: Fix invalid casting for calls to Interlocked\* functions
D17.1.5.rst78 - swr: Limit memory held by defer deleted resources.
152 - swr/rast: \_mm*_undefined_\* implementations for gcc<4.9
153 - swr/rast: Correctly allocate SWR_STATS memory as cacheline aligned
/external/llvm-project/llvm/test/CodeGen/Mips/msa/
Dldr_str.ll127 ; MIPS32R5-EB-NEXT: swr $2, 19($5)
129 ; MIPS32R5-EB-NEXT: swr $1, 23($5)
139 ; MIPS32R5-EL-NEXT: swr $2, 16($5)
141 ; MIPS32R5-EL-NEXT: swr $1, 20($5)
183 ; MIPS32R5-EB-NEXT: swr $1, 19($5)
192 ; MIPS32R5-EL-NEXT: swr $1, 16($5)
/external/capstone/suite/MC/Mips/
Dmicromips-loadstore-unaligned.s.cs5 0x85,0x60,0x10,0x90 = swr $a0, 16($a1)
Dmicromips-loadstore-unaligned-EB.s.cs5 0x60,0x85,0x90,0x10 = swr $a0, 16($a1)

12345678