Searched refs:xnn_f32_chw_params (Results 1 – 25 of 366) sorted by relevance
12345678910>>...15
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_1x1_acc2()
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_1x1()
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_1x1_acc3()
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_1x1_acc4()
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_1x1_acc2()
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_1x1()
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_1x1_acc4()
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_1x1_acc3()
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_2x1_acc2()
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_2x1()
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_2x1_acc2()
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_2x1()
26 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__neonfma_1x4()
26 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__neonfma_1x4_acc2()
26 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__neonfma_1x4_acc3()
26 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_1x4_acc2()
26 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_1x4()
26 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_1x4_acc3()
24 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_3x1()
26 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_1x4_acc4()
26 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__neonfma_1x4_acc4()
27 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_splat_1x4()
28 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_loadsplat_1x4_acc2()
28 const union xnn_f32_chw_params params[restrict XNN_MIN_ELEMENTS(1)]) in xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_loadsplat_1x4_acc3()
279 union xnn_f32_chw_params f32_chw;