Searched refs:BRW_OPCODE_PLN (Results 1 – 12 of 12) sorted by relevance
| /external/mesa3d/src/intel/compiler/ |
| D | brw_vec4_cse.cpp | 72 case BRW_OPCODE_PLN: in is_expression()
|
| D | brw_shader.cpp | 974 case BRW_OPCODE_PLN: in can_do_saturate()
1025 case BRW_OPCODE_PLN: in can_do_cmod()
|
| D | brw_fs_cse.cpp | 71 case BRW_OPCODE_PLN: in is_expression()
|
| D | brw_eu_defines.h | 277 BRW_OPCODE_PLN, /**< G45+ */ enumerator
|
| D | brw_eu.cpp | 691 { BRW_OPCODE_PLN, 90, "pln", 2, 1, GEN_GE(GEN45) & GEN_LE(GEN10) },
|
| D | test_fs_cmod_propagation.cpp | 734 EXPECT_EQ(BRW_OPCODE_PLN, instruction(block0, 0)->opcode); in TEST_F()
763 EXPECT_EQ(BRW_OPCODE_PLN, instruction(block0, 0)->opcode); in TEST_F()
795 EXPECT_EQ(BRW_OPCODE_PLN, instruction(block0, 0)->opcode); in TEST_F()
|
| D | brw_eu_emit.c | 1224 return brw_alu2(p, BRW_OPCODE_PLN, dest, src0, src1); in brw_PLN()
|
| /external/igt-gpu-tools/assembler/ |
| D | lex.l | 157 "pln" { yylval.integer = BRW_OPCODE_PLN; return PLN; }
|
| D | brw_defines.h | 702 BRW_OPCODE_PLN = 90, enumerator
|
| D | brw_disasm.c | 48 [BRW_OPCODE_PLN] = { .name = "pln", .nsrc = 2, .ndst = 1 },
|
| /external/mesa3d/src/intel/tools/ |
| D | i965_lex.l | 108 pln { yylval.integer = BRW_OPCODE_PLN; return PLN; }
|
| D | i965_gram.y | 189 case BRW_OPCODE_PLN: in i965_asm_binary_instruction()
|