| /external/igt-gpu-tools/assembler/ |
| D | brw_context.h | 42 #ifndef INTEL_DEBUG
43 #define INTEL_DEBUG (0) macro
|
| /external/mesa3d/src/mesa/drivers/dri/i915/ |
| D | intel_batchbuffer.c | 123 if (unlikely(INTEL_DEBUG & DEBUG_AUB) && intel->vtbl.annotate_aub) in do_flush_locked()
130 if (unlikely(INTEL_DEBUG & DEBUG_BATCH)) in do_flush_locked()
156 if (unlikely(INTEL_DEBUG & DEBUG_BATCH)) in _intel_batchbuffer_flush()
179 if (unlikely(INTEL_DEBUG & DEBUG_SYNC)) { in _intel_batchbuffer_flush()
|
| D | i915_vtbl.c | 351 if (INTEL_DEBUG & DEBUG_STATE) in i915_emit_state()
355 if (INTEL_DEBUG & DEBUG_STATE) in i915_emit_state()
361 if (INTEL_DEBUG & DEBUG_STATE) in i915_emit_state()
367 if (INTEL_DEBUG & DEBUG_STATE) in i915_emit_state()
374 if (INTEL_DEBUG & DEBUG_STATE) in i915_emit_state()
383 if (INTEL_DEBUG & DEBUG_STATE) in i915_emit_state()
428 if (INTEL_DEBUG & DEBUG_STATE) in i915_emit_state()
479 if (INTEL_DEBUG & DEBUG_STATE) in i915_emit_state()
486 if (INTEL_DEBUG & DEBUG_STATE) in i915_emit_state()
492 if (INTEL_DEBUG & DEBUG_STATE) in i915_emit_state()
|
| D | intel_context.c | 61 int INTEL_DEBUG = (0); variable
206 if (unlikely(INTEL_DEBUG & DEBUG_DRI)) in intel_update_renderbuffers()
519 INTEL_DEBUG = parse_debug_string(getenv("INTEL_DEBUG"), debug_control); in intelInitContext()
520 if (INTEL_DEBUG & DEBUG_BUFMGR) in intelInitContext()
522 if (INTEL_DEBUG & DEBUG_PERF) in intelInitContext()
525 if (INTEL_DEBUG & DEBUG_AUB) in intelInitContext()
570 if (INTEL_DEBUG & DEBUG_AUB) { in intelDestroyContext()
772 if (unlikely(INTEL_DEBUG & DEBUG_DRI)) { in intel_process_dri2_buffer()
|
| D | intel_context.h | 264 extern int INTEL_DEBUG;
298 if (unlikely(INTEL_DEBUG & FILE_DEBUG_FLAG)) \
304 if (unlikely(INTEL_DEBUG & DEBUG_PERF)) \
|
| D | intel_tex_copy.c | 60 if (unlikely(INTEL_DEBUG & DEBUG_PERF)) in intel_copy_texsubimage()
|
| D | intel_clear.c | 67 if (unlikely(INTEL_DEBUG & DEBUG_BLIT)) { in debug_mask()
|
| /external/mesa3d/src/gallium/drivers/iris/ |
| D | iris_batch.c | 214 if (INTEL_DEBUG) { in iris_init_batch()
217 ((INTEL_DEBUG & DEBUG_COLOR) ? GEN_BATCH_DECODE_IN_COLOR : 0) | in iris_init_batch()
446 if (INTEL_DEBUG) in iris_batch_free()
687 if (INTEL_DEBUG & (DEBUG_BATCH | DEBUG_SUBMIT | DEBUG_PIPE_CONTROL)) { in _iris_batch_flush()
700 if (INTEL_DEBUG & (DEBUG_BATCH | DEBUG_SUBMIT)) { in _iris_batch_flush()
705 if (INTEL_DEBUG & DEBUG_BATCH) { in _iris_batch_flush()
721 if (INTEL_DEBUG & DEBUG_SYNC) { in _iris_batch_flush()
745 const bool color = INTEL_DEBUG & DEBUG_COLOR; in _iris_batch_flush()
|
| D | iris_fence.c | 236 if (INTEL_DEBUG & DEBUG_SUBMIT) { in iris_fence_flush()
238 (INTEL_DEBUG & DEBUG_COLOR) ? BLUE_HEADER : "", in iris_fence_flush()
240 (INTEL_DEBUG & DEBUG_COLOR) ? NORMAL : ""); in iris_fence_flush()
|
| /external/mesa3d/src/intel/vulkan/ |
| D | anv_perf.c | 190 if (!(INTEL_DEBUG & DEBUG_NO_OACONFIG)) { in anv_AcquirePerformanceConfigurationINTEL()
226 if (!(INTEL_DEBUG & DEBUG_NO_OACONFIG)) in anv_ReleasePerformanceConfigurationINTEL()
244 if (!(INTEL_DEBUG & DEBUG_NO_OACONFIG)) { in anv_QueueSetPerformanceConfigurationINTEL()
373 if (!(INTEL_DEBUG & DEBUG_NO_OACONFIG)) { in anv_AcquireProfilingLockKHR()
388 if (!(INTEL_DEBUG & DEBUG_NO_OACONFIG)) { in anv_ReleaseProfilingLockKHR()
|
| /external/mesa3d/src/intel/dev/ |
| D | gen_debug.h | 45 #define INTEL_DEBUG __builtin_expect(intel_debug, 0) macro
121 if (INTEL_DEBUG & FILE_DEBUG_FLAG) \
|
| /external/mesa3d/src/intel/compiler/ |
| D | brw_compiler.c | 110 (devinfo->gen >= 9 && (INTEL_DEBUG & DEBUG_TCS_EIGHT_PATCH)); in brw_compiler_create()
139 if (!devinfo->has_64bit_float || (INTEL_DEBUG & DEBUG_SOFT64)) { in brw_compiler_create()
219 uint64_t debug_bits = INTEL_DEBUG; in brw_get_compiler_config_value()
|
| D | brw_vec4_tcs.cpp | 146 if (INTEL_DEBUG & DEBUG_SHADER_TIME) in emit_thread_end()
449 if (INTEL_DEBUG & DEBUG_TCS) { in brw_compile_tcs()
470 if (INTEL_DEBUG & DEBUG_TCS) { in brw_compile_tcs()
493 if (INTEL_DEBUG & DEBUG_TCS) in brw_compile_tcs()
|
| D | brw_shader.cpp | 722 debug_enabled = INTEL_DEBUG & intel_debug_flag_for_shader_stage(stage); in backend_shader()
1240 if (!(INTEL_DEBUG & DEBUG_OPTIMIZER)) in dump_instructions()
1247 if (!(INTEL_DEBUG & DEBUG_OPTIMIZER)) in dump_instructions()
1354 if (INTEL_DEBUG & DEBUG_TES) { in brw_compile_tes()
1376 if (INTEL_DEBUG & DEBUG_TES) { in brw_compile_tes()
1399 if (INTEL_DEBUG & DEBUG_TES) in brw_compile_tes()
|
| D | brw_compile_clip.c | 88 if (INTEL_DEBUG & DEBUG_CLIP) { in brw_compile_clip()
|
| D | brw_vec4_vs_visitor.cpp | 51 if (INTEL_DEBUG & DEBUG_SHADER_TIME) in emit_urb_write_opcode()
|
| D | brw_vec4_gs_visitor.cpp | 223 if (INTEL_DEBUG & DEBUG_SHADER_TIME) in emit_thread_end()
811 if (INTEL_DEBUG & DEBUG_GS) { in brw_compile_gs()
827 if (INTEL_DEBUG & DEBUG_GS) { in brw_compile_gs()
852 !(INTEL_DEBUG & DEBUG_NO_DUAL_OBJECT_GS)) { in brw_compile_gs()
|
| /external/mesa3d/docs/relnotes/ |
| D | 18.1.6.rst | 40 - Shader cache breaks INTEL_DEBUG=shader_time
114 - i965, anv: Use INTEL_DEBUG for disk_cache driver flags
115 - i965: Disable shader cache with INTEL_DEBUG=shader_time
|
| /external/mesa3d/src/mesa/drivers/dri/i965/ |
| D | brw_clear.c | 66 if (INTEL_DEBUG & DEBUG_BLIT) { in debug_mask()
111 if (INTEL_DEBUG & DEBUG_NO_FAST_CLEAR) in brw_fast_clear_depth()
|
| D | intel_batchbuffer.c | 133 if (INTEL_DEBUG & DEBUG_BATCH) { in intel_batchbuffer_init()
151 if (INTEL_DEBUG & DEBUG_BATCH) { in intel_batchbuffer_init()
157 ((INTEL_DEBUG & DEBUG_COLOR) ? GEN_BATCH_DECODE_IN_COLOR : 0) | in intel_batchbuffer_init()
591 if (INTEL_DEBUG & DEBUG_SHADER_TIME) in brw_new_batch()
833 if (INTEL_DEBUG & DEBUG_BATCH) { in submit_batch()
882 if (INTEL_DEBUG & (DEBUG_BATCH | DEBUG_SUBMIT)) { in _intel_batchbuffer_flush_fence()
900 if (INTEL_DEBUG & DEBUG_SYNC) { in _intel_batchbuffer_flush_fence()
1070 if (INTEL_DEBUG & DEBUG_BATCH) { in brw_state_batch()
|
| D | brw_urb.c | 192 if (INTEL_DEBUG & (DEBUG_URB|DEBUG_PERF)) in brw_calculate_urb_fence()
197 if (INTEL_DEBUG & DEBUG_URB) in brw_calculate_urb_fence()
|
| D | brw_vs.c | 174 if (INTEL_DEBUG & DEBUG_VS) { in brw_codegen_vs_prog()
180 if (INTEL_DEBUG & DEBUG_SHADER_TIME) { in brw_codegen_vs_prog()
|
| D | brw_state_upload.c | 623 if (INTEL_DEBUG & DEBUG_REEMIT) { in brw_upload_pipeline_state()
693 if (INTEL_DEBUG) { in brw_upload_pipeline_state()
727 if (INTEL_DEBUG & DEBUG_STATE) { in brw_upload_pipeline_state()
|
| D | brw_wm.c | 102 if (INTEL_DEBUG & DEBUG_WM) in brw_codegen_wm_prog()
113 if (INTEL_DEBUG & DEBUG_SHADER_TIME) { in brw_codegen_wm_prog()
156 if (((INTEL_DEBUG & DEBUG_WM) && fp->program.is_arb_asm)) in brw_codegen_wm_prog()
|
| D | brw_context.c | 867 if (INTEL_DEBUG & DEBUG_NO_HIZ) { in brw_process_driconf_options()
1048 if (INTEL_DEBUG & DEBUG_PERF) in brwCreateContext()
1145 if (INTEL_DEBUG & DEBUG_SHADER_TIME) in brwCreateContext()
1201 if (INTEL_DEBUG & DEBUG_SHADER_TIME) { in intelDestroyContext()
1462 if (INTEL_DEBUG & DEBUG_DRI) in intel_update_dri2_buffers()
1515 if (INTEL_DEBUG & DEBUG_DRI) in intel_update_renderbuffers()
1694 if (INTEL_DEBUG & DEBUG_DRI) { in intel_process_dri2_buffer()
|