/external/arm-trusted-firmware/plat/imx/imx7/common/ |
D | imx7_bl2_el3_common.c | 43 return SPSR_MODE32(MODE32_svc, SPSR_T_ARM, SPSR_E_LITTLE, in imx7_get_spsr_for_bl32_entry() 49 return SPSR_MODE32(MODE32_svc, in imx7_get_spsr_for_bl33_entry()
|
/external/arm-trusted-firmware/plat/qemu/common/ |
D | qemu_bl2_setup.c | 112 return SPSR_MODE32(MODE32_svc, SPSR_T_ARM, SPSR_E_LITTLE, in qemu_get_spsr_for_bl32_entry() 136 spsr = SPSR_MODE32(MODE32_svc, in qemu_get_spsr_for_bl33_entry()
|
/external/arm-trusted-firmware/plat/nvidia/tegra/soc/t132/ |
D | plat_sip_calls.c | 29 #define SPSR32 SPSR_MODE32(MODE32_svc, SPSR_T_ARM, SPSR_E_LITTLE, \
|
/external/arm-trusted-firmware/include/arch/aarch32/ |
D | smccc_macros.S | 43 cps #MODE32_svc 185 cps #MODE32_svc
|
D | arch_helpers.h | 362 #define IS_IN_SVC() (GET_M32(read_cpsr()) == MODE32_svc) in DEFINE_SYSREG_RW_FUNCS()
|
D | arch.h | 392 #define MODE32_svc U(0x13) macro
|
/external/arm-trusted-firmware/bl2/aarch32/ |
D | bl2_el3_entrypoint.S | 84 cps #MODE32_svc
|
/external/arm-trusted-firmware/services/spd/opteed/ |
D | opteed_common.c | 51 optee_entry_point->spsr = SPSR_MODE32(MODE32_svc, SPSR_T_ARM, in opteed_init_optee_ep_state()
|
/external/arm-trusted-firmware/plat/layerscape/common/ |
D | ls_common.c | 173 mode = (hyp_status) ? MODE32_hyp : MODE32_svc; in ls_get_spsr_for_bl33_entry()
|
/external/arm-trusted-firmware/plat/mediatek/common/ |
D | mtk_plat_common.c | 110 mode = MODE32_svc; in plat_get_spsr_for_bl33_entry()
|
/external/arm-trusted-firmware/plat/arm/common/aarch64/ |
D | execution_state_switch.c | 128 el = from_el2 ? MODE32_hyp : MODE32_svc; in arm_execution_state_switch()
|
/external/arm-trusted-firmware/plat/arm/common/ |
D | arm_common.c | 113 mode = (hyp_status) ? MODE32_hyp : MODE32_svc; in arm_get_spsr_for_bl33_entry()
|
/external/arm-trusted-firmware/services/spd/tlkd/ |
D | tlkd_common.c | 100 spsr = SPSR_MODE32(MODE32_svc, in tlkd_init_tlk_ep_state()
|
/external/arm-trusted-firmware/plat/hisilicon/poplar/ |
D | bl2_plat_setup.c | 85 mode = (hyp_status) ? MODE32_hyp : MODE32_svc; in poplar_get_spsr_for_bl33_entry()
|
/external/arm-trusted-firmware/bl1/aarch32/ |
D | bl1_context_mgmt.c | 105 unsigned int security_state, mode = MODE32_svc; in bl1_prepare_next_image()
|
D | bl1_exceptions.S | 77 cps #MODE32_svc
|
/external/arm-trusted-firmware/plat/imx/common/ |
D | imx_sip_handler.c | 204 mode = MODE32_svc; in imx_kernel_entry_handler()
|
/external/arm-trusted-firmware/plat/xilinx/common/ |
D | plat_startup.c | 228 bl32->spsr = SPSR_MODE32(MODE32_svc, SPSR_T_ARM, in fsbl_atf_handover()
|
/external/arm-trusted-firmware/services/spd/trusty/ |
D | trusty.c | 467 ep_info->spsr = SPSR_MODE32(MODE32_svc, SPSR_T_ARM, in trusty_setup() 507 spsr |= MODE32_svc << MODE32_SHIFT; in trusty_setup()
|
/external/arm-trusted-firmware/plat/hisilicon/hikey/ |
D | hikey_bl2_setup.c | 104 mode = (hyp_status) ? MODE32_hyp : MODE32_svc; in hikey_get_spsr_for_bl33_entry()
|
/external/arm-trusted-firmware/lib/psci/ |
D | psci_common.c | 671 MODE32_hyp : MODE32_svc; in psci_get_ns_ep_info() 718 mode = scr & SCR_HCE_BIT ? MODE32_hyp : MODE32_svc; in psci_get_ns_ep_info()
|
/external/arm-trusted-firmware/plat/hisilicon/hikey960/ |
D | hikey960_bl2_setup.c | 196 mode = (hyp_status) ? MODE32_hyp : MODE32_svc; in hikey960_get_spsr_for_bl33_entry()
|
/external/arm-trusted-firmware/lib/cpus/aarch64/ |
D | wa_cve_2017_5715_bpiall.S | 66 movz w8, SPSR_MODE32(MODE32_svc, SPSR_T_ARM, SPSR_E_LITTLE, SPSR_AIF_MASK)
|
/external/arm-trusted-firmware/services/std_svc/spmd/ |
D | spmd_main.c | 266 spmc_ep_info->spsr = SPSR_MODE32(MODE32_svc, SPSR_T_ARM, in spmd_spmc_init()
|
/external/arm-trusted-firmware/include/arch/aarch64/ |
D | arch.h | 675 #define MODE32_svc U(0x3) macro
|