| /external/llvm-project/llvm/test/CodeGen/ARM/ |
| D | acle-intrinsics.ll | 249 define i32 @ssub16(i32 %a, i32 %b) nounwind {
250 ; CHECK-LABEL: ssub16
251 ; CHECK: ssub16 r0, r0, r1
252 %tmp = call i32 @llvm.arm.ssub16(i32 %a, i32 %b)
457 declare i32 @llvm.arm.ssub16(i32, i32) nounwind
|
| /external/vixl/test/aarch32/ |
| D | test-assembler-cond-rd-rn-rm-t32.cc | 97 M(ssub16) \
|
| D | test-assembler-cond-rd-rn-rm-a32.cc | 98 M(ssub16) \
|
| /external/llvm-project/llvm/test/tools/llvm-mca/ARM/ |
| D | m7-int.s | 299 ssub16 r0, r1, r2 label
730 # CHECK-NEXT: 1 1 1.00 * * U ssub16 r0, r1, r2
1170 …50 - - - - 1.00 - - - - - - ssub16 r0, r1, r2
|
| D | m4-int.s | 308 ssub16 r0, r1, r2 label
754 # CHECK-NEXT: 1 1 1.00 * * U ssub16 r0, r1, r2
1192 # CHECK-NEXT: 1.00 ssub16 r0, r1, r2
|
| D | cortex-a57-basic-instructions.s | 668 ssub16 r1, r0, r6
1538 # CHECK-NEXT: 2 2 1.00 * * U ssub16 r1, r0, r6
2415 # CHECK-NEXT: - 0.50 0.50 - 1.00 - - - ssub16 r1, r0, r6
|
| /external/capstone/suite/MC/ARM/ |
| D | basic-thumb2-instructions.s.cs | 833 0xd0,0xfa,0x06,0xf1 = ssub16 r1, r0, r6
|
| D | basic-arm-instructions.s.cs | 760 0x76,0x1f,0x10,0xe6 = ssub16 r1, r0, r6
|
| /external/vixl/src/aarch32/ |
| D | assembler-aarch32.h | 3256 void ssub16(Condition cond, Register rd, Register rn, Register rm);
3257 void ssub16(Register rd, Register rn, Register rm) { ssub16(al, rd, rn, rm); } in ssub16() function
|
| D | disasm-aarch32.h | 1193 void ssub16(Condition cond, Register rd, Register rn, Register rm);
|
| /external/llvm-project/llvm/test/MC/ARM/ |
| D | basic-arm-instructions.s | 2765 ssub16 r1, r0, r6
2770 @ CHECK: ssub16 r1, r0, r6 @ encoding: [0x76,0x1f,0x10,0xe6]
|
| D | basic-thumb2-instructions.s | 2842 ssub16 r1, r0, r6
2848 @ CHECK: ssub16 r1, r0, r6 @ encoding: [0xd0,0xfa,0x06,0xf1]
|
| /external/llvm/test/MC/ARM/ |
| D | basic-arm-instructions.s | 2735 ssub16 r1, r0, r6
2740 @ CHECK: ssub16 r1, r0, r6 @ encoding: [0x76,0x1f,0x10,0xe6]
|
| D | basic-thumb2-instructions.s | 2633 ssub16 r1, r0, r6
2639 @ CHECK: ssub16 r1, r0, r6 @ encoding: [0xd0,0xfa,0x06,0xf1]
|
| /external/llvm-project/llvm/test/MC/Disassembler/ARM/ |
| D | basic-arm-instructions.txt | 1898 # CHECK: ssub16 r1, r0, r6
|
| /external/llvm/test/MC/Disassembler/ARM/ |
| D | basic-arm-instructions.txt | 1898 # CHECK: ssub16 r1, r0, r6
|
| /external/capstone/arch/AArch64/ |
| D | ARMMappingInsnOp.inc | 880 { /* ARM_SSUB16, ARM_INS_SSUB16: ssub16${p} $rd, $rn, $rm */
6094 { /* ARM_t2SSUB16, ARM_INS_SSUB16: ssub16${p} $rd, $rn, $rm */
|
| /external/capstone/arch/ARM/ |
| D | ARMMappingInsnOp.inc | 880 { /* ARM_SSUB16, ARM_INS_SSUB16: ssub16${p} $rd, $rn, $rm */
6094 { /* ARM_t2SSUB16, ARM_INS_SSUB16: ssub16${p} $rd, $rn, $rm */
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMInstrThumb2.td | 2164 def t2SSUB16 : T2I_pam<0b101, 0b0000, "ssub16">;
|
| D | ARMInstrInfo.td | 3593 def SSUB16 : AAI<0b01100001, 0b11110111, "ssub16">;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMInstrThumb2.td | 2467 def t2SSUB16 : T2I_pam_intrinsics<0b101, 0b0000, "ssub16", int_arm_ssub16>;
|
| D | ARMInstrInfo.td | 3818 def SSUB16 : AAIIntrinsic<0b01100001, 0b11110111, "ssub16", int_arm_ssub16>;
|
| /external/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMInstrThumb2.td | 2516 def t2SSUB16 : T2I_pam_intrinsics<0b101, 0b0000, "ssub16", int_arm_ssub16>;
|
| D | ARMInstrInfo.td | 3951 def SSUB16 : AAIIntrinsic<0b01100001, 0b11110111, "ssub16", int_arm_ssub16>;
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/ |
| D | ARMGenAsmMatcher.inc | 9907 "srsia\005srsib\004ssat\006ssat16\004ssax\004ssbb\006ssub16\005ssub8\003"
11219 …{ 1441 /* ssub16 */, ARM::t2SSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_H…
11220 …{ 1441 /* ssub16 */, ARM::SSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK…
|