• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1add_llvm_component_group(AArch64 HAS_JIT)
2
3set(LLVM_TARGET_DEFINITIONS AArch64.td)
4
5tablegen(LLVM AArch64GenAsmMatcher.inc -gen-asm-matcher)
6tablegen(LLVM AArch64GenAsmWriter.inc -gen-asm-writer)
7tablegen(LLVM AArch64GenAsmWriter1.inc -gen-asm-writer -asmwriternum=1)
8tablegen(LLVM AArch64GenCallingConv.inc -gen-callingconv)
9tablegen(LLVM AArch64GenDAGISel.inc -gen-dag-isel)
10tablegen(LLVM AArch64GenDisassemblerTables.inc -gen-disassembler)
11tablegen(LLVM AArch64GenFastISel.inc -gen-fast-isel)
12tablegen(LLVM AArch64GenGlobalISel.inc -gen-global-isel)
13tablegen(LLVM AArch64GenPreLegalizeGICombiner.inc -gen-global-isel-combiner
14              -combiners="AArch64PreLegalizerCombinerHelper")
15tablegen(LLVM AArch64GenPostLegalizeGICombiner.inc -gen-global-isel-combiner
16              -combiners="AArch64PostLegalizerCombinerHelper")
17tablegen(LLVM AArch64GenPostLegalizeGILowering.inc -gen-global-isel-combiner
18              -combiners="AArch64PostLegalizerLoweringHelper")
19tablegen(LLVM AArch64GenInstrInfo.inc -gen-instr-info)
20tablegen(LLVM AArch64GenMCCodeEmitter.inc -gen-emitter)
21tablegen(LLVM AArch64GenMCPseudoLowering.inc -gen-pseudo-lowering)
22tablegen(LLVM AArch64GenRegisterBank.inc -gen-register-bank)
23tablegen(LLVM AArch64GenRegisterInfo.inc -gen-register-info)
24tablegen(LLVM AArch64GenSubtargetInfo.inc -gen-subtarget)
25tablegen(LLVM AArch64GenSystemOperands.inc -gen-searchable-tables)
26tablegen(LLVM AArch64GenExegesis.inc -gen-exegesis)
27
28add_public_tablegen_target(AArch64CommonTableGen)
29
30add_llvm_target(AArch64CodeGen
31  GISel/AArch64CallLowering.cpp
32  GISel/AArch64InstructionSelector.cpp
33  GISel/AArch64LegalizerInfo.cpp
34  GISel/AArch64PreLegalizerCombiner.cpp
35  GISel/AArch64PostLegalizerCombiner.cpp
36  GISel/AArch64PostLegalizerLowering.cpp
37  GISel/AArch64PostSelectOptimize.cpp
38  GISel/AArch64RegisterBankInfo.cpp
39  AArch64A57FPLoadBalancing.cpp
40  AArch64AdvSIMDScalarPass.cpp
41  AArch64AsmPrinter.cpp
42  AArch64BranchTargets.cpp
43  AArch64CallingConvention.cpp
44  AArch64CleanupLocalDynamicTLSPass.cpp
45  AArch64CollectLOH.cpp
46  AArch64CondBrTuning.cpp
47  AArch64ConditionalCompares.cpp
48  AArch64DeadRegisterDefinitionsPass.cpp
49  AArch64ExpandImm.cpp
50  AArch64ExpandPseudoInsts.cpp
51  AArch64FalkorHWPFFix.cpp
52  AArch64FastISel.cpp
53  AArch64A53Fix835769.cpp
54  AArch64FrameLowering.cpp
55  AArch64CompressJumpTables.cpp
56  AArch64ConditionOptimizer.cpp
57  AArch64RedundantCopyElimination.cpp
58  AArch64ISelDAGToDAG.cpp
59  AArch64ISelLowering.cpp
60  AArch64InstrInfo.cpp
61  AArch64LoadStoreOptimizer.cpp
62  AArch64MachineFunctionInfo.cpp
63  AArch64MacroFusion.cpp
64  AArch64MCInstLower.cpp
65  AArch64PromoteConstant.cpp
66  AArch64PBQPRegAlloc.cpp
67  AArch64RegisterInfo.cpp
68  AArch64SLSHardening.cpp
69  AArch64SelectionDAGInfo.cpp
70  AArch64SpeculationHardening.cpp
71  AArch64StackTagging.cpp
72  AArch64StackTaggingPreRA.cpp
73  AArch64StorePairSuppress.cpp
74  AArch64Subtarget.cpp
75  AArch64TargetMachine.cpp
76  AArch64TargetObjectFile.cpp
77  AArch64TargetTransformInfo.cpp
78  SVEIntrinsicOpts.cpp
79  AArch64SIMDInstrOpt.cpp
80
81  DEPENDS
82  intrinsics_gen
83
84  LINK_COMPONENTS
85  AArch64Desc
86  AArch64Info
87  AArch64Utils
88  Analysis
89  AsmPrinter
90  CodeGen
91  Core
92  MC
93  Scalar
94  SelectionDAG
95  Support
96  Target
97  TransformUtils
98  GlobalISel
99  CFGuard
100
101  ADD_TO_COMPONENT
102  AArch64
103)
104
105add_subdirectory(AsmParser)
106add_subdirectory(Disassembler)
107add_subdirectory(MCTargetDesc)
108add_subdirectory(TargetInfo)
109add_subdirectory(Utils)
110