• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
2# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-fast | FileCheck %s
3# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-greedy | FileCheck %s
4
5---
6name: fmul_legacy_ss
7legalized: true
8
9body: |
10  bb.0:
11    liveins: $sgpr0, $sgpr1
12    ; CHECK-LABEL: name: fmul_legacy_ss
13    ; CHECK: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0
14    ; CHECK: [[COPY1:%[0-9]+]]:sgpr(s32) = COPY $sgpr1
15    ; CHECK: [[COPY2:%[0-9]+]]:vgpr(s32) = COPY [[COPY]](s32)
16    ; CHECK: [[COPY3:%[0-9]+]]:vgpr(s32) = COPY [[COPY1]](s32)
17    ; CHECK: [[INT:%[0-9]+]]:vgpr(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.fmul.legacy), [[COPY2]](s32), [[COPY3]](s32)
18    %0:_(s32) = COPY $sgpr0
19    %1:_(s32) = COPY $sgpr1
20    %2:_(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.fmul.legacy), %0, %1
21...
22---
23name: fmul_legacy_sv
24legalized: true
25
26body: |
27  bb.0:
28    liveins: $sgpr0, $vgpr0
29    ; CHECK-LABEL: name: fmul_legacy_sv
30    ; CHECK: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0
31    ; CHECK: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY $vgpr0
32    ; CHECK: [[COPY2:%[0-9]+]]:vgpr(s32) = COPY [[COPY]](s32)
33    ; CHECK: [[INT:%[0-9]+]]:vgpr(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.fmul.legacy), [[COPY2]](s32), [[COPY1]](s32)
34    %0:_(s32) = COPY $sgpr0
35    %1:_(s32) = COPY $vgpr0
36    %2:_(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.fmul.legacy), %0, %1
37...
38---
39name: fmul_legacy_vs
40legalized: true
41
42body: |
43  bb.0:
44    liveins: $sgpr0, $vgpr0
45    ; CHECK-LABEL: name: fmul_legacy_vs
46    ; CHECK: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0
47    ; CHECK: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY $vgpr0
48    ; CHECK: [[COPY2:%[0-9]+]]:vgpr(s32) = COPY [[COPY]](s32)
49    ; CHECK: [[INT:%[0-9]+]]:vgpr(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.fmul.legacy), [[COPY1]](s32), [[COPY2]](s32)
50    %0:_(s32) = COPY $sgpr0
51    %1:_(s32) = COPY $vgpr0
52    %2:_(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.fmul.legacy), %1, %0
53...
54---
55name: fmul_legacy_vv
56legalized: true
57
58body: |
59  bb.0:
60    liveins: $vgpr0, $vgpr1
61    ; CHECK-LABEL: name: fmul_legacy_vv
62    ; CHECK: [[COPY:%[0-9]+]]:vgpr(s32) = COPY $vgpr0
63    ; CHECK: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY $vgpr1
64    ; CHECK: [[INT:%[0-9]+]]:vgpr(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.fmul.legacy), [[COPY]](s32), [[COPY1]](s32)
65    %0:_(s32) = COPY $vgpr0
66    %1:_(s32) = COPY $vgpr1
67    %2:_(s32) = G_INTRINSIC intrinsic(@llvm.amdgcn.fmul.legacy), %0, %1
68...
69