• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
2; RUN: llc -mtriple=thumbv8.1m.main-none-none-eabi -mattr=+mve.fp -enable-arm-maskedgatscat=false %s -o 2>/dev/null - | FileCheck --check-prefix NOGATSCAT %s
3; RUN: llc -mtriple=thumbv8.1m.main-none-none-eabi -mattr=-mve %s -o 2>/dev/null - | FileCheck --check-prefix NOMVE %s
4
5define arm_aapcs_vfpcc <4 x i32> @unscaled_i32_i32_gather(i8* %base, <4 x i32>* %offptr) {
6; NOGATSCAT-LABEL: unscaled_i32_i32_gather:
7; NOGATSCAT:       @ %bb.0: @ %entry
8; NOGATSCAT-NEXT:    vldrw.u32 q0, [r1]
9; NOGATSCAT-NEXT:    vadd.i32 q0, q0, r0
10; NOGATSCAT-NEXT:    vmov r0, s0
11; NOGATSCAT-NEXT:    vmov r3, s1
12; NOGATSCAT-NEXT:    vmov r1, s2
13; NOGATSCAT-NEXT:    vmov r2, s3
14; NOGATSCAT-NEXT:    ldr r0, [r0]
15; NOGATSCAT-NEXT:    ldr r3, [r3]
16; NOGATSCAT-NEXT:    vmov.32 q0[0], r0
17; NOGATSCAT-NEXT:    ldr r1, [r1]
18; NOGATSCAT-NEXT:    vmov.32 q0[1], r3
19; NOGATSCAT-NEXT:    ldr r2, [r2]
20; NOGATSCAT-NEXT:    vmov.32 q0[2], r1
21; NOGATSCAT-NEXT:    vmov.32 q0[3], r2
22; NOGATSCAT-NEXT:    bx lr
23;
24; NOMVE-LABEL: unscaled_i32_i32_gather:
25; NOMVE:       @ %bb.0: @ %entry
26; NOMVE-NEXT:    .save {r4, lr}
27; NOMVE-NEXT:    push {r4, lr}
28; NOMVE-NEXT:    ldm.w r1, {r2, r3, lr}
29; NOMVE-NEXT:    ldr r4, [r1, #12]
30; NOMVE-NEXT:    ldr.w r12, [r0, r2]
31; NOMVE-NEXT:    ldr r1, [r0, r3]
32; NOMVE-NEXT:    ldr.w r2, [r0, lr]
33; NOMVE-NEXT:    ldr r3, [r0, r4]
34; NOMVE-NEXT:    mov r0, r12
35; NOMVE-NEXT:    pop {r4, pc}
36
37entry:
38  %offs = load <4 x i32>, <4 x i32>* %offptr, align 4
39  %byte_ptrs = getelementptr inbounds i8, i8* %base, <4 x i32> %offs
40  %ptrs = bitcast <4 x i8*> %byte_ptrs to <4 x i32*>
41  %gather = call <4 x i32> @llvm.masked.gather.v4i32.v4p0i32(<4 x i32*> %ptrs, i32 4, <4 x i1> <i1 true, i1 true, i1 true, i1 true>, <4 x i32> undef)
42  ret <4 x i32> %gather
43}
44
45declare <4 x i32> @llvm.masked.gather.v4i32.v4p0i32(<4 x i32*>, i32, <4 x i1>, <4 x i32>)
46
47
48define arm_aapcs_vfpcc void @unscaled_i32_i8_scatter(i8* %base, <4 x i8>* %offptr, <4 x i32> %input) {
49; NOGATSCAT-LABEL: unscaled_i32_i8_scatter:
50; NOGATSCAT:       @ %bb.0: @ %entry
51; NOGATSCAT-NEXT:    vldrb.u32 q1, [r1]
52; NOGATSCAT-NEXT:    vmov r1, s0
53; NOGATSCAT-NEXT:    vadd.i32 q1, q1, r0
54; NOGATSCAT-NEXT:    vmov r0, s4
55; NOGATSCAT-NEXT:    str r1, [r0]
56; NOGATSCAT-NEXT:    vmov r0, s5
57; NOGATSCAT-NEXT:    vmov r1, s1
58; NOGATSCAT-NEXT:    str r1, [r0]
59; NOGATSCAT-NEXT:    vmov r0, s6
60; NOGATSCAT-NEXT:    vmov r1, s2
61; NOGATSCAT-NEXT:    str r1, [r0]
62; NOGATSCAT-NEXT:    vmov r0, s7
63; NOGATSCAT-NEXT:    vmov r1, s3
64; NOGATSCAT-NEXT:    str r1, [r0]
65; NOGATSCAT-NEXT:    bx lr
66;
67; NOMVE-LABEL: unscaled_i32_i8_scatter:
68; NOMVE:       @ %bb.0: @ %entry
69; NOMVE-NEXT:    .save {r4, lr}
70; NOMVE-NEXT:    push {r4, lr}
71; NOMVE-NEXT:    ldrb.w r12, [r1]
72; NOMVE-NEXT:    ldrb.w lr, [r1, #1]
73; NOMVE-NEXT:    ldrb r4, [r1, #2]
74; NOMVE-NEXT:    ldrb r1, [r1, #3]
75; NOMVE-NEXT:    str.w r2, [r0, r12]
76; NOMVE-NEXT:    ldr r2, [sp, #8]
77; NOMVE-NEXT:    str.w r3, [r0, lr]
78; NOMVE-NEXT:    str r2, [r0, r4]
79; NOMVE-NEXT:    ldr r2, [sp, #12]
80; NOMVE-NEXT:    str r2, [r0, r1]
81; NOMVE-NEXT:    pop {r4, pc}
82
83entry:
84  %offs = load <4 x i8>, <4 x i8>* %offptr, align 1
85  %offs.zext = zext <4 x i8> %offs to <4 x i32>
86  %byte_ptrs = getelementptr inbounds i8, i8* %base, <4 x i32> %offs.zext
87  %ptrs = bitcast <4 x i8*> %byte_ptrs to <4 x i32*>
88  call void @llvm.masked.scatter.v4i32.v4p0i32(<4 x i32> %input, <4 x i32*> %ptrs, i32 4, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
89  ret void
90}
91
92declare void @llvm.masked.scatter.v4i32.v4p0i32(<4 x i32>, <4 x i32*>, i32, <4 x i1>)
93