1{ 2 "arrays" : [ 3 { 4 "name" : "MemRef_tmp", 5 "sizes" : [ "*" ], 6 "type" : "double" 7 } 8 ], 9 "context" : "{ : }", 10 "name" : "%bb2---%bb14", 11 "statements" : [ 12 { 13 "accesses" : [ 14 { 15 "kind" : "read", 16 "relation" : "{ Stmt_bb2[i0] -> MemRef_tmp[i0] }" 17 }, 18 { 19 "kind" : "write", 20 "relation" : "{ Stmt_bb2[i0] -> MemRef_tmp[i0] }" 21 } 22 ], 23 "domain" : "{ Stmt_bb2[i0] : 0 <= i0 <= 1199 }", 24 "name" : "Stmt_bb2", 25 "schedule" : "{ Stmt_bb2[i0] -> [i0, 0, 0] }" 26 }, 27 { 28 "accesses" : [ 29 { 30 "kind" : "write", 31 "relation" : "{ Stmt_bb6[i0, i1] -> MemRef_tmp[i0] : i1 <= 898 }" 32 }, 33 { 34 "kind" : "read", 35 "relation" : "{ Stmt_bb6[i0, i1] -> MemRef_tmp[i0] }" 36 }, 37 { 38 "kind" : "write", 39 "relation" : "{ Stmt_bb6[i0, i1] -> MemRef_tmp[i0] }" 40 } 41 ], 42 "domain" : "{ Stmt_bb6[i0, i1] : 0 <= i0 <= 1199 and 0 <= i1 <= 899 }", 43 "name" : "Stmt_bb6", 44 "schedule" : "{ Stmt_bb6[i0, i1] -> [i0, 1, i1] }" 45 } 46 ] 47} 48