• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1//===- ARC.td - Describe the ARC Target Machine ------------*- tablegen -*-===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8
9include "llvm/Target/Target.td"
10
11include "ARCRegisterInfo.td"
12include "ARCInstrInfo.td"
13include "ARCCallingConv.td"
14
15def ARCInstrInfo : InstrInfo;
16
17class Proc<string Name, list<SubtargetFeature> Features>
18 : Processor<Name, NoItineraries, Features>;
19
20def : Proc<"generic", []>;
21
22def ARC : Target {
23  let InstructionSet = ARCInstrInfo;
24}
25