• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 // Copyright 2015, VIXL authors
2 // All rights reserved.
3 //
4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions are met:
6 //
7 //   * Redistributions of source code must retain the above copyright notice,
8 //     this list of conditions and the following disclaimer.
9 //   * Redistributions in binary form must reproduce the above copyright notice,
10 //     this list of conditions and the following disclaimer in the documentation
11 //     and/or other materials provided with the distribution.
12 //   * Neither the name of ARM Limited nor the names of its contributors may be
13 //     used to endorse or promote products derived from this software without
14 //     specific prior written permission.
15 //
16 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND
17 // ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
18 // WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
19 // DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
20 // FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
21 // DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
22 // SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
23 // CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
24 // OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 
27 
28 // ---------------------------------------------------------------------
29 // This file is auto generated using tools/generate_simulator_traces.py.
30 //
31 // PLEASE DO NOT EDIT.
32 // ---------------------------------------------------------------------
33 
34 #ifndef VIXL_SIM_REV16_16B_TRACE_AARCH64_H_
35 #define VIXL_SIM_REV16_16B_TRACE_AARCH64_H_
36 
37 const uint8_t kExpected_NEON_rev16_16B[] = {
38   0x55, 0x33, 0x7e, 0x7d, 0x80, 0x7f, 0x82, 0x81, 0xaa, 0x83, 0xf8, 0xcc, 0xfe, 0xfd, 0x00, 0xff,
39   0x7d, 0x55, 0x7f, 0x7e, 0x81, 0x80, 0x83, 0x82, 0xcc, 0xaa, 0xfd, 0xf8, 0xff, 0xfe, 0x01, 0x00,
40   0x7e, 0x7d, 0x80, 0x7f, 0x82, 0x81, 0xaa, 0x83, 0xf8, 0xcc, 0xfe, 0xfd, 0x00, 0xff, 0x02, 0x01,
41   0x7f, 0x7e, 0x81, 0x80, 0x83, 0x82, 0xcc, 0xaa, 0xfd, 0xf8, 0xff, 0xfe, 0x01, 0x00, 0x08, 0x02,
42   0x80, 0x7f, 0x82, 0x81, 0xaa, 0x83, 0xf8, 0xcc, 0xfe, 0xfd, 0x00, 0xff, 0x02, 0x01, 0x33, 0x08,
43   0x81, 0x80, 0x83, 0x82, 0xcc, 0xaa, 0xfd, 0xf8, 0xff, 0xfe, 0x01, 0x00, 0x08, 0x02, 0x55, 0x33,
44   0x82, 0x81, 0xaa, 0x83, 0xf8, 0xcc, 0xfe, 0xfd, 0x00, 0xff, 0x02, 0x01, 0x33, 0x08, 0x7d, 0x55,
45   0x83, 0x82, 0xcc, 0xaa, 0xfd, 0xf8, 0xff, 0xfe, 0x01, 0x00, 0x08, 0x02, 0x55, 0x33, 0x7e, 0x7d,
46   0xaa, 0x83, 0xf8, 0xcc, 0xfe, 0xfd, 0x00, 0xff, 0x02, 0x01, 0x33, 0x08, 0x7d, 0x55, 0x7f, 0x7e,
47   0xcc, 0xaa, 0xfd, 0xf8, 0xff, 0xfe, 0x01, 0x00, 0x08, 0x02, 0x55, 0x33, 0x7e, 0x7d, 0x80, 0x7f,
48   0xf8, 0xcc, 0xfe, 0xfd, 0x00, 0xff, 0x02, 0x01, 0x33, 0x08, 0x7d, 0x55, 0x7f, 0x7e, 0x81, 0x80,
49   0xfd, 0xf8, 0xff, 0xfe, 0x01, 0x00, 0x08, 0x02, 0x55, 0x33, 0x7e, 0x7d, 0x80, 0x7f, 0x82, 0x81,
50   0xfe, 0xfd, 0x00, 0xff, 0x02, 0x01, 0x33, 0x08, 0x7d, 0x55, 0x7f, 0x7e, 0x81, 0x80, 0x83, 0x82,
51   0xff, 0xfe, 0x01, 0x00, 0x08, 0x02, 0x55, 0x33, 0x7e, 0x7d, 0x80, 0x7f, 0x82, 0x81, 0xaa, 0x83,
52   0x00, 0xff, 0x02, 0x01, 0x33, 0x08, 0x7d, 0x55, 0x7f, 0x7e, 0x81, 0x80, 0x83, 0x82, 0xcc, 0xaa,
53   0x01, 0x00, 0x08, 0x02, 0x55, 0x33, 0x7e, 0x7d, 0x80, 0x7f, 0x82, 0x81, 0xaa, 0x83, 0xf8, 0xcc,
54   0x02, 0x01, 0x33, 0x08, 0x7d, 0x55, 0x7f, 0x7e, 0x81, 0x80, 0x83, 0x82, 0xcc, 0xaa, 0xfd, 0xf8,
55   0x08, 0x02, 0x55, 0x33, 0x7e, 0x7d, 0x80, 0x7f, 0x82, 0x81, 0xaa, 0x83, 0xf8, 0xcc, 0xfe, 0xfd,
56   0x33, 0x08, 0x7d, 0x55, 0x7f, 0x7e, 0x81, 0x80, 0x83, 0x82, 0xcc, 0xaa, 0xfd, 0xf8, 0xff, 0xfe,
57 };
58 const unsigned kExpectedCount_NEON_rev16_16B = 19;
59 
60 #endif  // VIXL_SIM_REV16_16B_TRACE_AARCH64_H_
61