Home
last modified time | relevance | path

Searched defs:SrcIdx (Results 1 – 25 of 30) sorted by relevance

12

/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DRegisterCoalescer.h40 unsigned SrcIdx = 0; variable
DTwoAddressInstructionPass.cpp1271 unsigned SrcIdx, unsigned DstIdx, in tryInstructionTransform()
1467 for (unsigned SrcIdx = 0; SrcIdx < NumOps; ++SrcIdx) { in collectTiedOperands() local
1518 unsigned SrcIdx = TiedPairs[tpi].first; in processTiedPairs() local
1740 unsigned SrcIdx = TiedPairs[0].first; in runOnMachineFunction() local
DTargetRegisterInfo.cpp352 unsigned SrcIdx, DefIdx; in shareSameRegisterFile() local
DRegisterCoalescer.cpp1238 unsigned SrcIdx = CP.isFlipped() ? CP.getDstIdx() : CP.getSrcIdx(); in reMaterializeTrivialDef() local
1799 unsigned SrcIdx = CP.getSrcIdx(); in joinCopy() local
3392 unsigned SrcIdx = CP.getSrcIdx(); in joinVirtRegs() local
DPeepholeOptimizer.cpp1845 unsigned SrcIdx = Def->getNumOperands(); in getNextSourceFromBitcast() local
/external/llvm/lib/CodeGen/
DRegisterCoalescer.h42 unsigned SrcIdx; variable
DTwoAddressInstructionPass.cpp1211 unsigned SrcIdx, unsigned DstIdx, in tryInstructionTransform()
1408 for (unsigned SrcIdx = 0; SrcIdx < NumOps; ++SrcIdx) { in collectTiedOperands() local
1459 unsigned SrcIdx = TiedPairs[tpi].first; in processTiedPairs() local
1670 unsigned SrcIdx = TiedPairs[0].first; in runOnMachineFunction() local
DTargetRegisterInfo.cpp299 unsigned SrcIdx, DefIdx; in shareSameRegisterFile() local
DRegisterCoalescer.cpp885 unsigned SrcIdx = CP.isFlipped() ? CP.getDstIdx() : CP.getSrcIdx(); in reMaterializeTrivialDef() local
1355 unsigned SrcIdx = CP.getSrcIdx(); in joinCopy() local
2686 unsigned SrcIdx = CP.getSrcIdx(); in joinVirtRegs() local
DPeepholeOptimizer.cpp1696 unsigned SrcIdx = Def->getNumOperands(); in getNextSourceFromBitcast() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86MCInstLower.cpp2275 unsigned SrcIdx, MaskIdx; in EmitInstruction() local
2333 unsigned SrcIdx, MaskIdx; in EmitInstruction() local
DX86InstrInfo.cpp1633 unsigned SrcIdx = (Imm >> 6) & 3; in commuteInstructionImpl() local
4741 unsigned SrcIdx = (Imm >> 6) & 3; in foldMemoryOperandCustom() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DR600InstrInfo.cpp315 int SrcIdx = getOperandIdx(MI.getOpcode(), OpTable[j][0]); in getSrcs() local
1400 MachineOperand &R600InstrInfo::getFlagOp(MachineInstr &MI, unsigned SrcIdx, in getFlagOp()
DR600ISelLowering.cpp2069 bool R600TargetLowering::FoldOperand(SDNode *ParentNode, unsigned SrcIdx, in FoldOperand()
/external/llvm/lib/Target/AMDGPU/
DR600InstrInfo.cpp323 int SrcIdx = getOperandIdx(MI.getOpcode(), OpTable[j][0]); in getSrcs() local
1427 MachineOperand &R600InstrInfo::getFlagOp(MachineInstr &MI, unsigned SrcIdx, in getFlagOp()
DR600ISelLowering.cpp2169 bool R600TargetLowering::FoldOperand(SDNode *ParentNode, unsigned SrcIdx, in FoldOperand()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/Scalar/
DInferAddressSpaces.cpp961 int SrcIdx = U.getOperandNo(); in rewriteWithNewAddressSpaces() local
/external/llvm/lib/Transforms/InstCombine/
DInstCombineVectorOps.cpp229 int SrcIdx = SVI->getMaskValue(Elt->getZExtValue()); in visitExtractElementInst() local
/external/llvm/lib/Target/X86/
DX86MCInstLower.cpp1444 unsigned SrcIdx, MaskIdx; in EmitInstruction() local
DX86InstrInfo.cpp5692 unsigned SrcIdx = (Imm >> 6) & 3; in foldMemoryOperandCustom() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/InstCombine/
DInstCombineSimplifyDemanded.cpp1030 for (unsigned SrcIdx = 0; SrcIdx < 4; ++SrcIdx) { in simplifyAMDGCNMemoryIntrinsicDemanded() local
DInstCombineVectorOps.cpp411 int SrcIdx = SVI->getMaskValue(Elt->getZExtValue()); in visitExtractElementInst() local
/external/llvm/lib/Analysis/
DDependenceAnalysis.cpp3351 for (GEPOperator::const_op_iterator SrcIdx = SrcGEP->idx_begin(), in depends() local
3781 for (GEPOperator::const_op_iterator SrcIdx = SrcGEP->idx_begin(), in getSplitIteration() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/AsmParser/
DAMDGPUAsmParser.cpp2913 for (int SrcIdx : SrcIndices) { in validateEarlyClobberLimitations() local
3270 for (int SrcIdx : SrcIndices) { in validateLdsDirect() local
4833 int SrcIdx = 0; in cvtExp() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonISelLoweringHVX.cpp419 SmallVectorImpl<int> &SrcIdx) { in buildHvxVectorReg()

12