Home
last modified time | relevance | path

Searched defs:UseIdx (Results 1 – 25 of 45) sorted by relevance

12

/external/llvm/include/llvm/MC/
DMCInstrItineraries.h187 unsigned UseClass, unsigned UseIdx) const { in hasPipelineForwarding()
208 unsigned UseClass, unsigned UseIdx) const { in getOperandLatency()
DMCSubtargetInfo.h136 int getReadAdvanceCycles(const MCSchedClassDesc *SC, unsigned UseIdx, in getReadAdvanceCycles()
DMCSchedule.h87 unsigned UseIdx; member
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/MC/
DMCInstrItineraries.h182 unsigned UseClass, unsigned UseIdx) const { in hasPipelineForwarding()
203 unsigned UseClass, unsigned UseIdx) const { in getOperandLatency()
DMCSubtargetInfo.h177 int getReadAdvanceCycles(const MCSchedClassDesc *SC, unsigned UseIdx, in getReadAdvanceCycles()
DMCSchedule.h96 unsigned UseIdx; member
/external/llvm/lib/CodeGen/
DTargetSchedule.cpp144 unsigned UseIdx = 0; in findUseIdx() local
202 unsigned UseIdx = findUseIdx(UseMI, UseOperIdx); in computeOperandLatency() local
DRegisterCoalescer.cpp705 SlotIndex UseIdx = LIS->getInstructionIndex(*UseMI); in removeCopyByCommutingDef() local
759 SlotIndex UseIdx = LIS->getInstructionIndex(*UseMI).getRegSlot(true); in removeCopyByCommutingDef() local
1193 SlotIndex UseIdx = LIS->getInstructionIndex(MI); in eliminateUndefCopy() local
1216 void RegisterCoalescer::addUndefFlag(const LiveInterval &Int, SlotIndex UseIdx, in addUndefFlag()
1256 SlotIndex UseIdx = LIS->getInstructionIndex(MI).getRegSlot(true); in updateRegDefsUses() local
1305 SlotIndex UseIdx = MIIdx.getRegSlot(true); in updateRegDefsUses() local
DLiveRangeCalc.cpp186 SlotIndex UseIdx; in extendToUses() local
DLiveRangeEdit.cpp120 SlotIndex UseIdx, bool cheapAsAMove) { in canRematerializeAt()
DMachineVerifier.cpp1111 unsigned MONum, SlotIndex UseIdx, const LiveRange &LR, unsigned VRegOrUnit, in checkLivenessAtUse()
1208 SlotIndex UseIdx = LiveInts->getInstructionIndex(*MI); in checkLiveness() local
/external/llvm/lib/Target/PowerPC/
DPPCVSXSwapRemoval.cpp672 int UseIdx = SwapMap[&UseMI]; in recordUnoptimizableWebs() local
715 int UseIdx = SwapMap[&UseMI]; in recordUnoptimizableWebs() local
756 int UseIdx = SwapMap[&UseMI]; in markSwapsForRemoval() local
DPPCInstrInfo.h124 SDNode *UseNode, unsigned UseIdx) const override { in getOperandLatency()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCVSXSwapRemoval.cpp677 int UseIdx = SwapMap[&UseMI]; in recordUnoptimizableWebs() local
720 int UseIdx = SwapMap[&UseMI]; in recordUnoptimizableWebs() local
762 int UseIdx = SwapMap[&UseMI]; in markSwapsForRemoval() local
DPPCInstrInfo.h218 SDNode *UseNode, unsigned UseIdx) const override { in getOperandLatency()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DTargetSchedule.cpp174 unsigned UseIdx = 0; in findUseIdx() local
232 unsigned UseIdx = findUseIdx(UseMI, UseOperIdx); in computeOperandLatency() local
DMachineCopyPropagation.cpp386 const MachineInstr &Copy, const MachineInstr &UseI, unsigned UseIdx) { in isBackwardPropagatableRegClassCopy()
403 unsigned UseIdx) { in isForwardableRegClassCopy()
DRegisterCoalescer.cpp848 SlotIndex UseIdx = LIS->getInstructionIndex(*UseMI); in removeCopyByCommutingDef() local
902 SlotIndex UseIdx = LIS->getInstructionIndex(*UseMI).getRegSlot(true); in removeCopyByCommutingDef() local
1620 SlotIndex UseIdx = LIS->getInstructionIndex(MI); in eliminateUndefCopy() local
1654 void RegisterCoalescer::addUndefFlag(const LiveInterval &Int, SlotIndex UseIdx, in addUndefFlag()
1693 SlotIndex UseIdx = LIS->getInstructionIndex(MI).getRegSlot(true); in updateRegDefsUses() local
1749 SlotIndex UseIdx = MIIdx.getRegSlot(true); in updateRegDefsUses() local
DLiveRangeEdit.cpp141 SlotIndex UseIdx, bool cheapAsAMove) { in canRematerializeAt()
DLiveRangeCalc.cpp190 SlotIndex UseIdx; in extendToUses() local
DMachineCombiner.cpp195 int UseIdx = InstrPtr->findRegisterUseOperandIdx(MO.getReg()); in getDepth() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/IR/
DAbstractCallSite.cpp100 unsigned UseIdx = CS.getArgumentNo(U); in AbstractCallSite() local
/external/llvm/lib/Target/ARM/
DARMBaseInstrInfo.cpp3263 unsigned UseIdx, unsigned UseAlign) const { in getVSTMUseCycle()
3303 unsigned UseIdx, unsigned UseAlign) const { in getSTMUseCycle()
3333 unsigned UseIdx, unsigned UseAlign) const { in getOperandLatency()
3465 unsigned &UseIdx, unsigned &Dist) { in getBundledUseMI()
3713 unsigned UseIdx, const MCInstrDesc &UseMCID, unsigned UseAdj) const { in getOperandLatencyImpl()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonSubtarget.cpp349 unsigned UseIdx = -1; in adjustSchedDependency() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMBaseInstrInfo.cpp3838 unsigned UseIdx, unsigned UseAlign) const { in getVSTMUseCycle()
3878 unsigned UseIdx, unsigned UseAlign) const { in getSTMUseCycle()
3908 unsigned UseIdx, unsigned UseAlign) const { in getOperandLatency()
4040 unsigned &UseIdx, unsigned &Dist) { in getBundledUseMI()
4288 unsigned UseIdx, const MCInstrDesc &UseMCID, unsigned UseAdj) const { in getOperandLatencyImpl()

12