Home
last modified time | relevance | path

Searched full:arm (Results 1 – 25 of 11191) sorted by relevance

12345678910>>...448

/external/swiftshader/third_party/llvm-10.0/configs/common/include/llvm/IR/
DIntrinsicsARM.h16 arm_cdp = 1498, // llvm.arm.cdp
17 arm_cdp2, // llvm.arm.cdp2
18 arm_clrex, // llvm.arm.clrex
19 arm_cls, // llvm.arm.cls
20 arm_cls64, // llvm.arm.cls64
21 arm_cmse_tt, // llvm.arm.cmse.tt
22 arm_cmse_tta, // llvm.arm.cmse.tta
23 arm_cmse_ttat, // llvm.arm.cmse.ttat
24 arm_cmse_ttt, // llvm.arm.cmse.ttt
25 arm_crc32b, // llvm.arm.crc32b
[all …]
/external/llvm/test/CodeGen/ARM/
Dsegmented-stacks.ll1 ; RUN: llc < %s -mtriple=arm-linux-androideabi -verify-machineinstrs | FileCheck %s -check-prefix=A…
2 ; RUN: llc < %s -mtriple=arm-linux-unknown-gnueabi -verify-machineinstrs | FileCheck %s -check-pref…
5 ; RUN: llc < %s -mtriple=arm-linux-androideabi -filetype=obj
6 ; RUN: llc < %s -mtriple=arm-linux-unknown-gnueabi -filetype=obj
17 ; ARM-linux: test_basic:
19 ; ARM-linux: push {r4, r5}
20 ; ARM-linux-NEXT: mrc p15, #0, r4, c13, c0, #3
21 ; ARM-linux-NEXT: mov r5, sp
22 ; ARM-linux-NEXT: ldr r4, [r4, #4]
23 ; ARM-linux-NEXT: cmp r4, r5
[all …]
Ddebug-frame-large-stack.ll1 …: llc -filetype=asm -o - < %s -mtriple arm-arm-netbsd-eabi -disable-fp-elim| FileCheck %s --check-…
2 ; RUN: llc -filetype=asm -o - < %s -mtriple arm-arm-netbsd-eabi | FileCheck %s --check-prefix=CHECK…
9 ; CHECK-ARM-LABEL: test1:
10 ; CHECK-ARM: .cfi_startproc
11 ; CHECK-ARM: sub sp, sp, #256
12 ; CHECK-ARM: .cfi_endproc
14 ; CHECK-ARM-FP-ELIM-LABEL: test1:
15 ; CHECK-ARM-FP-ELIM: .cfi_startproc
16 ; CHECK-ARM-FP-ELIM: sub sp, sp, #256
17 ; CHECK-ARM-FP-ELIM: .cfi_endproc
[all …]
Dfast-isel-intrinsic.ll1 …le=armv7-apple-ios -verify-machineinstrs | FileCheck %s --check-prefix=ARM --check-prefix=ARM-MACHO
2 …=armv7-linux-gnueabi -verify-machineinstrs | FileCheck %s --check-prefix=ARM --check-prefix=ARM-ELF
4 …long-calls -verify-machineinstrs | FileCheck %s --check-prefix=ARM-LONG --check-prefix=ARM-LONG-MA…
5 …long-calls -verify-machineinstrs | FileCheck %s --check-prefix=ARM-LONG --check-prefix=ARM-LONG-ELF
16 ; ARM-LABEL: t1:
17 ; ARM: {{(movw r0, :lower16:_?message1)|(ldr r0, .LCPI)}}
18 ; ARM: {{(movt r0, :upper16:_?message1)|(ldr r0, \[r0\])}}
19 ; ARM: add r0, r0, #5
20 ; ARM: movw r1, #64
21 ; ARM: movw r2, #10
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Support/
DARMTargetParser.def1 //===- ARMTargetParser.def - ARM target parsing defines ---------*- C++ -*-===//
9 // This file provides defines to build up the ARM target parser's logic.
49 ARMBuildAttrs::CPUArch::Pre_v4, FK_NONE, ARM::AEK_NONE)
51 FK_NONE, ARM::AEK_NONE)
53 FK_NONE, ARM::AEK_NONE)
55 FK_NONE, ARM::AEK_NONE)
57 FK_NONE, ARM::AEK_NONE)
59 FK_NONE, ARM::AEK_NONE)
61 FK_NONE, ARM::AEK_NONE)
63 FK_NONE, ARM::AEK_NONE)
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMExpandPseudoInsts.cpp16 #include "ARM.h"
30 #define DEBUG_TYPE "arm-pseudo"
33 VerifyARMPseudo("verify-arm-pseudo-expand", cl::Hidden,
34 cl::desc("Verify machine code after expanding ARM pseudos"));
36 #define ARM_EXPAND_PSEUDO_NAME "ARM pseudo instruction expansion pass"
153 { ARM::VLD1LNq16Pseudo, ARM::VLD1LNd16, true, false, false, EvenDblSpc, 1, 4 ,true},
154 { ARM::VLD1LNq16Pseudo_UPD, ARM::VLD1LNd16_UPD, true, true, true, EvenDblSpc, 1, 4 ,true},
155 { ARM::VLD1LNq32Pseudo, ARM::VLD1LNd32, true, false, false, EvenDblSpc, 1, 2 ,true},
156 { ARM::VLD1LNq32Pseudo_UPD, ARM::VLD1LNd32_UPD, true, true, true, EvenDblSpc, 1, 2 ,true},
157 { ARM::VLD1LNq8Pseudo, ARM::VLD1LNd8, true, false, false, EvenDblSpc, 1, 8 ,true},
[all …]
DARMFeatures.h1 //===-- ARMFeatures.h - Checks for ARM instruction features -----*- C++ -*-===//
9 // This file contains the code shared between ARM CodeGen and ARM MC
28 case ARM::tADC: in isV8EligibleForIT()
29 case ARM::tADDi3: in isV8EligibleForIT()
30 case ARM::tADDi8: in isV8EligibleForIT()
31 case ARM::tADDrr: in isV8EligibleForIT()
32 case ARM::tAND: in isV8EligibleForIT()
33 case ARM::tASRri: in isV8EligibleForIT()
34 case ARM::tASRrr: in isV8EligibleForIT()
35 case ARM::tBIC: in isV8EligibleForIT()
[all …]
DARMBaseInstrInfo.cpp1 //===-- ARMBaseInstrInfo.cpp - ARM Instruction Information ----------------===//
9 // This file contains the Base ARM implementation of the TargetInstrInfo class.
68 #define DEBUG_TYPE "arm-instrinfo"
74 EnableARM3Addr("enable-arm-3-addr-conv", cl::Hidden,
75 cl::desc("Enable ARM 2-addr to 3-addr conv"));
89 { ARM::VMLAS, ARM::VMULS, ARM::VADDS, false, false },
90 { ARM::VMLSS, ARM::VMULS, ARM::VSUBS, false, false },
91 { ARM::VMLAD, ARM::VMULD, ARM::VADDD, false, false },
92 { ARM::VMLSD, ARM::VMULD, ARM::VSUBD, false, false },
93 { ARM::VNMLAS, ARM::VNMULS, ARM::VSUBS, true, false },
[all …]
DARMRegisterBankInfo.cpp9 /// This file implements the targeting of the RegisterBankInfo class for ARM.
30 namespace ARM { namespace
129 } // end namespace arm
138 // (ARM::RegBanks) is unique in the compiler. At some point, it in ARMRegisterBankInfo()
144 const RegisterBank &RBGPR = getRegBank(ARM::GPRRegBankID); in ARMRegisterBankInfo()
146 assert(&ARM::GPRRegBank == &RBGPR && "The order in RegBanks is messed up"); in ARMRegisterBankInfo()
149 assert(RBGPR.covers(*TRI.getRegClass(ARM::GPRRegClassID)) && in ARMRegisterBankInfo()
151 assert(RBGPR.covers(*TRI.getRegClass(ARM::GPRwithAPSRRegClassID)) && in ARMRegisterBankInfo()
153 assert(RBGPR.covers(*TRI.getRegClass(ARM::GPRnopcRegClassID)) && in ARMRegisterBankInfo()
155 assert(RBGPR.covers(*TRI.getRegClass(ARM::rGPRRegClassID)) && in ARMRegisterBankInfo()
[all …]
DThumb2InstrInfo.cpp46 NopInst.setOpcode(ARM::tHINT); in getNoop()
88 if (MBBI->getOpcode() == ARM::t2IT) { in ReplaceTailWithBranchTo()
126 if (!ARM::GPRRegClass.contains(DestReg, SrcReg)) in copyPhysReg()
129 BuildMI(MBB, I, DL, get(ARM::tMOVr), DestReg) in copyPhysReg()
148 if (ARM::GPRRegClass.hasSubClassEq(RC)) { in storeRegToStackSlot()
149 BuildMI(MBB, I, DL, get(ARM::t2STRi12)) in storeRegToStackSlot()
158 if (ARM::GPRPairRegClass.hasSubClassEq(RC)) { in storeRegToStackSlot()
164 MRI->constrainRegClass(SrcReg, &ARM::GPRPairnospRegClass); in storeRegToStackSlot()
167 MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(ARM::t2STRDi8)); in storeRegToStackSlot()
168 AddDReg(MIB, SrcReg, ARM::gsub_0, getKillRegState(isKill), TRI); in storeRegToStackSlot()
[all …]
/external/llvm/include/llvm/Support/
DARMTargetParser.def1 //===- ARMTargetParser.def - ARM target parsing defines ---------*- C++ -*-===//
10 // This file provides defines to build up the ARM target parser's logic.
48 ARMBuildAttrs::CPUArch::Pre_v4, FK_NONE, ARM::AEK_NONE)
50 FK_NONE, ARM::AEK_NONE)
52 FK_NONE, ARM::AEK_NONE)
54 FK_NONE, ARM::AEK_NONE)
56 FK_NONE, ARM::AEK_NONE)
58 FK_NONE, ARM::AEK_NONE)
60 FK_NONE, ARM::AEK_NONE)
62 FK_NONE, ARM::AEK_NONE)
[all …]
/external/swiftshader/third_party/llvm-subzero/include/llvm/Support/
DARMTargetParser.def1 //===- ARMTargetParser.def - ARM target parsing defines ---------*- C++ -*-===//
10 // This file provides defines to build up the ARM target parser's logic.
48 ARMBuildAttrs::CPUArch::Pre_v4, FK_NONE, ARM::AEK_NONE)
50 FK_NONE, ARM::AEK_NONE)
52 FK_NONE, ARM::AEK_NONE)
54 FK_NONE, ARM::AEK_NONE)
56 FK_NONE, ARM::AEK_NONE)
58 FK_NONE, ARM::AEK_NONE)
60 FK_NONE, ARM::AEK_NONE)
62 FK_NONE, ARM::AEK_NONE)
[all …]
/external/llvm/lib/Target/ARM/
DARMExpandPseudoInsts.cpp17 #include "ARM.h"
35 #define DEBUG_TYPE "arm-pseudo"
38 VerifyARMPseudo("verify-arm-pseudo-expand", cl::Hidden,
39 cl::desc("Verify machine code after expanding ARM pseudos"));
60 return "ARM pseudo instruction expansion pass"; in getPassName()
150 { ARM::VLD1LNq16Pseudo, ARM::VLD1LNd16, true, false, false, EvenDblSpc, 1, 4 ,true},
151 { ARM::VLD1LNq16Pseudo_UPD, ARM::VLD1LNd16_UPD, true, true, true, EvenDblSpc, 1, 4 ,true},
152 { ARM::VLD1LNq32Pseudo, ARM::VLD1LNd32, true, false, false, EvenDblSpc, 1, 2 ,true},
153 { ARM::VLD1LNq32Pseudo_UPD, ARM::VLD1LNd32_UPD, true, true, true, EvenDblSpc, 1, 2 ,true},
154 { ARM::VLD1LNq8Pseudo, ARM::VLD1LNd8, true, false, false, EvenDblSpc, 1, 8 ,true},
[all …]
DARMFeatures.h1 //===-- ARMFeatures.h - Checks for ARM instruction features -----*- C++ -*-===//
10 // This file contains the code shared between ARM CodeGen and ARM MC
29 case ARM::tADC: in isV8EligibleForIT()
30 case ARM::tADDi3: in isV8EligibleForIT()
31 case ARM::tADDi8: in isV8EligibleForIT()
32 case ARM::tADDrr: in isV8EligibleForIT()
33 case ARM::tAND: in isV8EligibleForIT()
34 case ARM::tASRri: in isV8EligibleForIT()
35 case ARM::tASRrr: in isV8EligibleForIT()
36 case ARM::tBIC: in isV8EligibleForIT()
[all …]
DARMBaseInstrInfo.cpp1 //===-- ARMBaseInstrInfo.cpp - ARM Instruction Information ----------------===//
10 // This file contains the Base ARM implementation of the TargetInstrInfo class.
14 #include "ARM.h"
45 #define DEBUG_TYPE "arm-instrinfo"
51 EnableARM3Addr("enable-arm-3-addr-conv", cl::Hidden,
52 cl::desc("Enable ARM 2-addr to 3-addr conv"));
66 { ARM::VMLAS, ARM::VMULS, ARM::VADDS, false, false },
67 { ARM::VMLSS, ARM::VMULS, ARM::VSUBS, false, false },
68 { ARM::VMLAD, ARM::VMULD, ARM::VADDD, false, false },
69 { ARM::VMLSD, ARM::VMULD, ARM::VSUBD, false, false },
[all …]
DThumb2InstrInfo.cpp37 NopInst.setOpcode(ARM::tHINT); in getNoopForMachoTarget()
79 if (MBBI->getOpcode() == ARM::t2IT) { in ReplaceTailWithBranchTo()
117 if (!ARM::GPRRegClass.contains(DestReg, SrcReg)) in copyPhysReg()
120 AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::tMOVr), DestReg) in copyPhysReg()
138 if (RC == &ARM::GPRRegClass || RC == &ARM::tGPRRegClass || in storeRegToStackSlot()
139 RC == &ARM::tcGPRRegClass || RC == &ARM::rGPRRegClass || in storeRegToStackSlot()
140 RC == &ARM::GPRnopcRegClass) { in storeRegToStackSlot()
141 AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::t2STRi12)) in storeRegToStackSlot()
147 if (ARM::GPRPairRegClass.hasSubClassEq(RC)) { in storeRegToStackSlot()
153 MRI->constrainRegClass(SrcReg, &ARM::GPRPair_with_gsub_1_in_rGPRRegClass); in storeRegToStackSlot()
[all …]
/external/libhevc/
DAndroid.bp134 "decoder/arm",
135 "common/arm",
141 "decoder/arm/ihevcd_function_selector.c",
142 "decoder/arm/ihevcd_function_selector_noneon.c",
144 "common/arm/ihevc_intra_pred_filters_neon_intr.c",
145 "common/arm/ihevc_weighted_pred_neon_intr.c",
214 arm: {
216 "decoder/arm",
217 "common/arm",
221 "decoder/arm/ihevcd_function_selector.c",
[all …]
/external/compiler-rt/lib/builtins/
DCMakeLists.txt259 arm/adddf3vfp.S
260 arm/addsf3vfp.S
261 arm/aeabi_cdcmp.S
262 arm/aeabi_cdcmpeq_check_nan.c
263 arm/aeabi_cfcmp.S
264 arm/aeabi_cfcmpeq_check_nan.c
265 arm/aeabi_dcmp.S
266 arm/aeabi_div0.c
267 arm/aeabi_drsub.c
268 arm/aeabi_fcmp.S
[all …]
/external/llvm/unittests/Support/
DTargetParserTest.cpp47 {NAME, ARM::ARCH_FPU, ARCH_BASE_EXT, AArch64::ArchKind::ID, ARCH_ATTR},
51 ArchNames<ARM::ArchKind> kARMARCHNames[] = {
54 {NAME, ARM::ARCH_FPU, ARCH_BASE_EXT, ARM::ID, ARCH_ATTR},
67 {NAME, AArch64::ArchKind::ID, ARM::DEFAULT_FPU, DEFAULT_EXT},
71 CpuNames<ARM::ArchKind> kARMCPUNames[] = {
73 {NAME, ARM::ID, ARM::DEFAULT_FPU, DEFAULT_EXT},
97 for (ARM::ArchKind AK = static_cast<ARM::ArchKind>(0); in TEST()
98 AK <= ARM::ArchKind::AK_LAST; in TEST()
99 AK = static_cast<ARM::ArchKind>(static_cast<unsigned>(AK) + 1)) in TEST()
100 EXPECT_TRUE(AK == ARM::AK_LAST ? ARM::getArchName(AK).empty() in TEST()
[all …]
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/
DARMGenRegisterInfo.inc18 namespace ARM {
317 } // end namespace ARM
321 namespace ARM {
447 } // end namespace ARM
452 namespace ARM {
458 } // end namespace ARM
463 namespace ARM {
524 } // end namespace ARM
1479 { ARM::APSR },
1480 { ARM::APSR_NZCV },
[all …]
DARMGenCallingConv.inc57 if (unsigned Reg = State.AllocateReg(ARM::R12)) {
85 if (unsigned Reg = State.AllocateReg(ARM::R10)) {
94 if (unsigned Reg = State.AllocateReg(ARM::R8)) {
138 ARM::R0, ARM::R2
141 ARM::R0, ARM::R1
153 ARM::R0, ARM::R1, ARM::R2, ARM::R3
165 ARM::R0, ARM::R1, ARM::R2, ARM::R3
175 ARM::R0, ARM::R1, ARM::R2, ARM::R3
184 ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3
193 ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3
[all …]
DARMGenMCCodeEmitter.inc4241 case ARM::CLREX:
4242 case ARM::MVE_LCTP:
4243 case ARM::MVE_VPNOT:
4244 case ARM::SB:
4245 case ARM::TRAP:
4246 case ARM::TRAPNaCl:
4247 case ARM::TSB:
4248 case ARM::VLD1LNq16Pseudo:
4249 case ARM::VLD1LNq16Pseudo_UPD:
4250 case ARM::VLD1LNq32Pseudo:
[all …]
/external/llvm/lib/Target/ARM/Disassembler/
DARMDisassembler.cpp1 //===-- ARMDisassembler.cpp - Disassembler for ARM/Thumb ISA --------------===//
29 #define DEBUG_TYPE "arm-disassembler"
87 /// ARM disassembler for all ARM platforms.
422 case ARM::HVC: { in checkDecodedInstruction()
442 assert(!STI.getFeatureBits()[ARM::ModeThumb] && in getInstruction()
443 "Asked to disassemble an ARM instruction but Subtarget is in Thumb " in getInstruction()
464 // VFP and NEON instructions, similarly, are shared between ARM in getInstruction()
579 if (OpInfo[i].isOptionalDef() && OpInfo[i].RegClass == ARM::CCRRegClassID) { in AddThumb1SBit()
581 MI.insert(I, MCOperand::createReg(InITBlock ? 0 : ARM::CPSR)); in AddThumb1SBit()
586 MI.insert(I, MCOperand::createReg(InITBlock ? 0 : ARM::CPSR)); in AddThumb1SBit()
[all …]
/external/capstone/arch/ARM/
DARMInstPrinter.c1 //===-- ARMInstPrinter.cpp - Convert ARM MCInst to assembly syntax --------===//
10 // This class prints an ARM MCInst to a .s file.
149 MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].type = ARM_OP_MEM; in set_mem_access()
150 …MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].mem.base = ARM_REG_INVALI… in set_mem_access()
151 …MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].mem.index = ARM_REG_INVAL… in set_mem_access()
152 MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].mem.scale = 1; in set_mem_access()
153 MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].mem.disp = 0; in set_mem_access()
157 MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].access = access; in set_mem_access()
162 MI->flat_insn->detail->arm.op_count++; in set_mem_access()
169 MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].type = ARM_OP_IMM; in op_addImm()
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/Disassembler/
DARMDisassembler.cpp1 //===- ARMDisassembler.cpp - Disassembler for ARM/Thumb ISA ---------------===//
34 #define DEBUG_TYPE "arm-disassembler"
129 /// ARM disassembler for all ARM platforms.
586 case ARM::HVC: { in checkDecodedInstruction()
596 case ARM::t2ADDri: in checkDecodedInstruction()
597 case ARM::t2ADDri12: in checkDecodedInstruction()
598 case ARM::t2ADDrr: in checkDecodedInstruction()
599 case ARM::t2ADDrs: in checkDecodedInstruction()
600 case ARM::t2SUBri: in checkDecodedInstruction()
601 case ARM::t2SUBri12: in checkDecodedInstruction()
[all …]

12345678910>>...448