Searched refs:S0 (Results 1 – 13 of 13) sorted by relevance
| /art/compiler/utils/arm/ |
| D | managed_register_arm_test.cc | 70 ArmManagedRegister reg = ArmManagedRegister::FromSRegister(S0); in TEST()
77 EXPECT_EQ(S0, reg.AsSRegister()); in TEST()
135 EXPECT_EQ(S0, reg.AsOverlappingDRegisterLow()); in TEST()
137 EXPECT_TRUE(reg.Equals(ArmManagedRegister::FromSRegisterPair(S0))); in TEST()
295 EXPECT_TRUE(!no_reg.Equals(ArmManagedRegister::FromSRegister(S0))); in TEST()
303 EXPECT_TRUE(!reg_R0.Equals(ArmManagedRegister::FromSRegister(S0))); in TEST()
311 EXPECT_TRUE(!reg_R1.Equals(ArmManagedRegister::FromSRegister(S0))); in TEST()
321 EXPECT_TRUE(!reg_R8.Equals(ArmManagedRegister::FromSRegister(S0))); in TEST()
327 ArmManagedRegister reg_S0 = ArmManagedRegister::FromSRegister(S0); in TEST()
331 EXPECT_TRUE(reg_S0.Equals(ArmManagedRegister::FromSRegister(S0))); in TEST()
[all …]
|
| /art/compiler/utils/arm64/ |
| D | managed_register_arm64_test.cc | 171 Arm64ManagedRegister sreg = Arm64ManagedRegister::FromSRegister(S0); in TEST()
179 EXPECT_EQ(S0, reg.AsOverlappingSRegister()); in TEST()
221 Arm64ManagedRegister reg = Arm64ManagedRegister::FromSRegister(S0); in TEST()
229 EXPECT_EQ(S0, reg.AsSRegister()); in TEST()
231 EXPECT_TRUE(reg.Equals(Arm64ManagedRegister::FromSRegister(S0))); in TEST()
278 EXPECT_TRUE(!no_reg.Equals(Arm64ManagedRegister::FromSRegister(S0))); in TEST()
285 EXPECT_TRUE(!reg_X0.Equals(Arm64ManagedRegister::FromSRegister(S0))); in TEST()
294 EXPECT_TRUE(!reg_X1.Equals(Arm64ManagedRegister::FromSRegister(S0))); in TEST()
301 EXPECT_TRUE(!reg_SP.Equals(Arm64ManagedRegister::FromSRegister(S0))); in TEST()
310 EXPECT_TRUE(!reg_W8.Equals(Arm64ManagedRegister::FromSRegister(S0))); in TEST()
[all …]
|
| /art/runtime/arch/arm/ |
| D | registers_arm.cc | 38 if (rhs >= S0 && rhs < kNumberOfSRegisters) { in operator <<()
|
| D | registers_arm.h | 58 S0 = 0, enumerator
|
| D | context_arm.cc | 82 fprs_[S0] = nullptr; in SmashCallerSaves()
|
| D | callee_save_frame_arm.h | 47 (1 << art::arm::S0) | (1 << art::arm::S1) | (1 << art::arm::S2) | (1 << art::arm::S3) |
|
| /art/runtime/arch/arm64/ |
| D | registers_arm64.cc | 66 if (rhs >= S0 && rhs < kNumberOfSRegisters) { in operator <<()
|
| D | registers_arm64.h | 154 S0 = 0, enumerator
|
| /art/runtime/arch/riscv64/ |
| D | registers_riscv64.h | 38 S0 = 8, // X8/FP, callee-saved 0 / frame pointer enumerator
|
| D | callee_save_frame_riscv64.h | 36 (1 << art::riscv64::S0) | (1 << art::riscv64::S2) | (1 << art::riscv64::S3) |
|
| /art/compiler/utils/riscv64/ |
| D | managed_register_riscv64_test.cc | 67 reg = Riscv64ManagedRegister::FromXRegister(S0); in TEST()
71 EXPECT_EQ(S0, reg.AsXRegister()); in TEST()
|
| /art/compiler/jni/quick/arm64/ |
| D | calling_convention_arm64.cc | 46 S0, S1, S2, S3, S4, S5, S6, S7
147 return Arm64ManagedRegister::FromSRegister(S0); in ReturnRegisterForShorty()
|
| /art/compiler/jni/quick/arm/ |
| D | calling_convention_arm.cc | 56 S0, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S12, S13, S14, S15
172 return ArmManagedRegister::FromSRegister(S0); in ReturnRegister()
|