| /external/vixl/test/aarch32/ |
| D | test-assembler-cond-rd-rn-rm-a32.cc | 65 M(shsub16) \
|
| D | test-assembler-cond-rd-rn-rm-t32.cc | 64 M(shsub16) \
|
| /external/capstone/suite/MC/ARM/ |
| D | basic-arm-instructions.s.cs | 637 0x72,0x4f,0x38,0xe6 = shsub16 r4, r8, r2
|
| /external/vixl/src/aarch32/ |
| D | assembler-aarch32.h | 3043 void shsub16(Condition cond, Register rd, Register rn, Register rm);
3044 void shsub16(Register rd, Register rn, Register rm) { in shsub16() function
3045 shsub16(al, rd, rn, rm); in shsub16()
|
| D | disasm-aarch32.h | 1081 void shsub16(Condition cond, Register rd, Register rn, Register rm);
|
| D | disasm-aarch32.cc | 2534 void Disassembler::shsub16(Condition cond, in shsub16() function in vixl::aarch32::Disassembler
21730 shsub16(CurrentCond(), in DecodeT32()
62754 shsub16(condition, in DecodeA32()
|
| D | assembler-aarch32.cc | 9807 void Assembler::shsub16(Condition cond, Register rd, Register rn, Register rm) { in shsub16() function in vixl::aarch32::Assembler
9827 Delegate(kShsub16, &Assembler::shsub16, cond, rd, rn, rm); in shsub16()
|
| D | macro-assembler-aarch32.h | 3520 shsub16(cond, rd, rn, rm); in Shsub16()
|
| /external/llvm/test/MC/ARM/ |
| D | basic-thumb2-instructions.s | 2247 shsub16 r4, r8, r2
2253 @ CHECK: shsub16 r4, r8, r2 @ encoding: [0xd8,0xfa,0x22,0xf4]
|
| D | basic-arm-instructions.s | 2351 shsub16 r4, r8, r2
2356 @ CHECK: shsub16 r4, r8, r2 @ encoding: [0x72,0x4f,0x38,0xe6]
|
| /external/llvm/test/MC/Disassembler/ARM/ |
| D | basic-arm-instructions.txt | 1559 # CHECK: shsub16 r4, r8, r2
|
| D | thumb2.txt | 1731 # CHECK: shsub16 r4, r8, r2
|
| /external/capstone/arch/ARM/ |
| D | ARMMappingInsnOp.inc | 730 { /* ARM_SHSUB16, ARM_INS_SHSUB16: shsub16${p} $rd, $rn, $rm */
5956 { /* ARM_t2SHSUB16, ARM_INS_SHSUB16: shsub16${p} $rd, $rn, $rm */
|
| /external/capstone/arch/AArch64/ |
| D | ARMMappingInsnOp.inc | 730 { /* ARM_SHSUB16, ARM_INS_SHSUB16: shsub16${p} $rd, $rn, $rm */
5956 { /* ARM_t2SHSUB16, ARM_INS_SHSUB16: shsub16${p} $rd, $rn, $rm */
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMInstrThumb2.td | 2179 def t2SHSUB16 : T2I_pam<0b101, 0b0010, "shsub16">;
|
| D | ARMInstrInfo.td | 3608 def SHSUB16 : AAI<0b01100011, 0b11110111, "shsub16">;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMInstrThumb2.td | 2482 def t2SHSUB16 : T2I_pam_intrinsics<0b101, 0b0010, "shsub16", int_arm_shsub16>;
|
| D | ARMInstrInfo.td | 3833 def SHSUB16 : AAIIntrinsic<0b01100011, 0b11110111, "shsub16", int_arm_shsub16>;
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/ |
| D | ARMGenAsmMatcher.inc | 9900 "shadd16\006shadd8\005shasx\005shsax\007shsub16\006shsub8\003smc\006smla"
11099 …{ 1086 /* shsub16 */, ARM::t2SHSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2…
11100 …{ 1086 /* shsub16 */, ARM::SHSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { M…
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/include/llvm/IR/ |
| D | IntrinsicImpl.inc | 1832 "llvm.arm.shsub16",
11965 1, // llvm.arm.shsub16
|