1/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\ 2|* *| 3|* Target Register Enum Values *| 4|* *| 5|* Automatically generated file, do not edit! *| 6|* *| 7\*===----------------------------------------------------------------------===*/ 8 9 10#ifdef GET_REGINFO_ENUM 11#undef GET_REGINFO_ENUM 12 13namespace llvm { 14 15class MCRegisterClass; 16extern const MCRegisterClass ARMMCRegisterClasses[]; 17 18namespace ARM { 19enum { 20 NoRegister, 21 APSR = 1, 22 APSR_NZCV = 2, 23 CPSR = 3, 24 FPCXTNS = 4, 25 FPCXTS = 5, 26 FPEXC = 6, 27 FPINST = 7, 28 FPSCR = 8, 29 FPSCR_NZCV = 9, 30 FPSCR_NZCVQC = 10, 31 FPSID = 11, 32 ITSTATE = 12, 33 LR = 13, 34 PC = 14, 35 RA_AUTH_CODE = 15, 36 SP = 16, 37 SPSR = 17, 38 VPR = 18, 39 ZR = 19, 40 D0 = 20, 41 D1 = 21, 42 D2 = 22, 43 D3 = 23, 44 D4 = 24, 45 D5 = 25, 46 D6 = 26, 47 D7 = 27, 48 D8 = 28, 49 D9 = 29, 50 D10 = 30, 51 D11 = 31, 52 D12 = 32, 53 D13 = 33, 54 D14 = 34, 55 D15 = 35, 56 D16 = 36, 57 D17 = 37, 58 D18 = 38, 59 D19 = 39, 60 D20 = 40, 61 D21 = 41, 62 D22 = 42, 63 D23 = 43, 64 D24 = 44, 65 D25 = 45, 66 D26 = 46, 67 D27 = 47, 68 D28 = 48, 69 D29 = 49, 70 D30 = 50, 71 D31 = 51, 72 FPINST2 = 52, 73 MVFR0 = 53, 74 MVFR1 = 54, 75 MVFR2 = 55, 76 P0 = 56, 77 Q0 = 57, 78 Q1 = 58, 79 Q2 = 59, 80 Q3 = 60, 81 Q4 = 61, 82 Q5 = 62, 83 Q6 = 63, 84 Q7 = 64, 85 Q8 = 65, 86 Q9 = 66, 87 Q10 = 67, 88 Q11 = 68, 89 Q12 = 69, 90 Q13 = 70, 91 Q14 = 71, 92 Q15 = 72, 93 R0 = 73, 94 R1 = 74, 95 R2 = 75, 96 R3 = 76, 97 R4 = 77, 98 R5 = 78, 99 R6 = 79, 100 R7 = 80, 101 R8 = 81, 102 R9 = 82, 103 R10 = 83, 104 R11 = 84, 105 R12 = 85, 106 S0 = 86, 107 S1 = 87, 108 S2 = 88, 109 S3 = 89, 110 S4 = 90, 111 S5 = 91, 112 S6 = 92, 113 S7 = 93, 114 S8 = 94, 115 S9 = 95, 116 S10 = 96, 117 S11 = 97, 118 S12 = 98, 119 S13 = 99, 120 S14 = 100, 121 S15 = 101, 122 S16 = 102, 123 S17 = 103, 124 S18 = 104, 125 S19 = 105, 126 S20 = 106, 127 S21 = 107, 128 S22 = 108, 129 S23 = 109, 130 S24 = 110, 131 S25 = 111, 132 S26 = 112, 133 S27 = 113, 134 S28 = 114, 135 S29 = 115, 136 S30 = 116, 137 S31 = 117, 138 D0_D2 = 118, 139 D1_D3 = 119, 140 D2_D4 = 120, 141 D3_D5 = 121, 142 D4_D6 = 122, 143 D5_D7 = 123, 144 D6_D8 = 124, 145 D7_D9 = 125, 146 D8_D10 = 126, 147 D9_D11 = 127, 148 D10_D12 = 128, 149 D11_D13 = 129, 150 D12_D14 = 130, 151 D13_D15 = 131, 152 D14_D16 = 132, 153 D15_D17 = 133, 154 D16_D18 = 134, 155 D17_D19 = 135, 156 D18_D20 = 136, 157 D19_D21 = 137, 158 D20_D22 = 138, 159 D21_D23 = 139, 160 D22_D24 = 140, 161 D23_D25 = 141, 162 D24_D26 = 142, 163 D25_D27 = 143, 164 D26_D28 = 144, 165 D27_D29 = 145, 166 D28_D30 = 146, 167 D29_D31 = 147, 168 Q0_Q1 = 148, 169 Q1_Q2 = 149, 170 Q2_Q3 = 150, 171 Q3_Q4 = 151, 172 Q4_Q5 = 152, 173 Q5_Q6 = 153, 174 Q6_Q7 = 154, 175 Q7_Q8 = 155, 176 Q8_Q9 = 156, 177 Q9_Q10 = 157, 178 Q10_Q11 = 158, 179 Q11_Q12 = 159, 180 Q12_Q13 = 160, 181 Q13_Q14 = 161, 182 Q14_Q15 = 162, 183 Q0_Q1_Q2_Q3 = 163, 184 Q1_Q2_Q3_Q4 = 164, 185 Q2_Q3_Q4_Q5 = 165, 186 Q3_Q4_Q5_Q6 = 166, 187 Q4_Q5_Q6_Q7 = 167, 188 Q5_Q6_Q7_Q8 = 168, 189 Q6_Q7_Q8_Q9 = 169, 190 Q7_Q8_Q9_Q10 = 170, 191 Q8_Q9_Q10_Q11 = 171, 192 Q9_Q10_Q11_Q12 = 172, 193 Q10_Q11_Q12_Q13 = 173, 194 Q11_Q12_Q13_Q14 = 174, 195 Q12_Q13_Q14_Q15 = 175, 196 R0_R1 = 176, 197 R2_R3 = 177, 198 R4_R5 = 178, 199 R6_R7 = 179, 200 R8_R9 = 180, 201 R10_R11 = 181, 202 R12_SP = 182, 203 D0_D1_D2 = 183, 204 D1_D2_D3 = 184, 205 D2_D3_D4 = 185, 206 D3_D4_D5 = 186, 207 D4_D5_D6 = 187, 208 D5_D6_D7 = 188, 209 D6_D7_D8 = 189, 210 D7_D8_D9 = 190, 211 D8_D9_D10 = 191, 212 D9_D10_D11 = 192, 213 D10_D11_D12 = 193, 214 D11_D12_D13 = 194, 215 D12_D13_D14 = 195, 216 D13_D14_D15 = 196, 217 D14_D15_D16 = 197, 218 D15_D16_D17 = 198, 219 D16_D17_D18 = 199, 220 D17_D18_D19 = 200, 221 D18_D19_D20 = 201, 222 D19_D20_D21 = 202, 223 D20_D21_D22 = 203, 224 D21_D22_D23 = 204, 225 D22_D23_D24 = 205, 226 D23_D24_D25 = 206, 227 D24_D25_D26 = 207, 228 D25_D26_D27 = 208, 229 D26_D27_D28 = 209, 230 D27_D28_D29 = 210, 231 D28_D29_D30 = 211, 232 D29_D30_D31 = 212, 233 D0_D2_D4 = 213, 234 D1_D3_D5 = 214, 235 D2_D4_D6 = 215, 236 D3_D5_D7 = 216, 237 D4_D6_D8 = 217, 238 D5_D7_D9 = 218, 239 D6_D8_D10 = 219, 240 D7_D9_D11 = 220, 241 D8_D10_D12 = 221, 242 D9_D11_D13 = 222, 243 D10_D12_D14 = 223, 244 D11_D13_D15 = 224, 245 D12_D14_D16 = 225, 246 D13_D15_D17 = 226, 247 D14_D16_D18 = 227, 248 D15_D17_D19 = 228, 249 D16_D18_D20 = 229, 250 D17_D19_D21 = 230, 251 D18_D20_D22 = 231, 252 D19_D21_D23 = 232, 253 D20_D22_D24 = 233, 254 D21_D23_D25 = 234, 255 D22_D24_D26 = 235, 256 D23_D25_D27 = 236, 257 D24_D26_D28 = 237, 258 D25_D27_D29 = 238, 259 D26_D28_D30 = 239, 260 D27_D29_D31 = 240, 261 D0_D2_D4_D6 = 241, 262 D1_D3_D5_D7 = 242, 263 D2_D4_D6_D8 = 243, 264 D3_D5_D7_D9 = 244, 265 D4_D6_D8_D10 = 245, 266 D5_D7_D9_D11 = 246, 267 D6_D8_D10_D12 = 247, 268 D7_D9_D11_D13 = 248, 269 D8_D10_D12_D14 = 249, 270 D9_D11_D13_D15 = 250, 271 D10_D12_D14_D16 = 251, 272 D11_D13_D15_D17 = 252, 273 D12_D14_D16_D18 = 253, 274 D13_D15_D17_D19 = 254, 275 D14_D16_D18_D20 = 255, 276 D15_D17_D19_D21 = 256, 277 D16_D18_D20_D22 = 257, 278 D17_D19_D21_D23 = 258, 279 D18_D20_D22_D24 = 259, 280 D19_D21_D23_D25 = 260, 281 D20_D22_D24_D26 = 261, 282 D21_D23_D25_D27 = 262, 283 D22_D24_D26_D28 = 263, 284 D23_D25_D27_D29 = 264, 285 D24_D26_D28_D30 = 265, 286 D25_D27_D29_D31 = 266, 287 D1_D2 = 267, 288 D3_D4 = 268, 289 D5_D6 = 269, 290 D7_D8 = 270, 291 D9_D10 = 271, 292 D11_D12 = 272, 293 D13_D14 = 273, 294 D15_D16 = 274, 295 D17_D18 = 275, 296 D19_D20 = 276, 297 D21_D22 = 277, 298 D23_D24 = 278, 299 D25_D26 = 279, 300 D27_D28 = 280, 301 D29_D30 = 281, 302 D1_D2_D3_D4 = 282, 303 D3_D4_D5_D6 = 283, 304 D5_D6_D7_D8 = 284, 305 D7_D8_D9_D10 = 285, 306 D9_D10_D11_D12 = 286, 307 D11_D12_D13_D14 = 287, 308 D13_D14_D15_D16 = 288, 309 D15_D16_D17_D18 = 289, 310 D17_D18_D19_D20 = 290, 311 D19_D20_D21_D22 = 291, 312 D21_D22_D23_D24 = 292, 313 D23_D24_D25_D26 = 293, 314 D25_D26_D27_D28 = 294, 315 D27_D28_D29_D30 = 295, 316 NUM_TARGET_REGS // 296 317}; 318} // end namespace ARM 319 320// Register classes 321 322namespace ARM { 323enum { 324 HPRRegClassID = 0, 325 FPWithVPRRegClassID = 1, 326 SPRRegClassID = 2, 327 FPWithVPR_with_ssub_0RegClassID = 3, 328 GPRRegClassID = 4, 329 GPRwithAPSRRegClassID = 5, 330 GPRwithZRRegClassID = 6, 331 SPR_8RegClassID = 7, 332 GPRnopcRegClassID = 8, 333 GPRnospRegClassID = 9, 334 GPRwithAPSR_NZCVnospRegClassID = 10, 335 GPRwithAPSRnospRegClassID = 11, 336 GPRwithZRnospRegClassID = 12, 337 GPRnoipRegClassID = 13, 338 rGPRRegClassID = 14, 339 GPRnoip_and_GPRnopcRegClassID = 15, 340 GPRnoip_and_GPRnospRegClassID = 16, 341 GPRnoip_and_GPRwithAPSR_NZCVnospRegClassID = 17, 342 tGPRwithpcRegClassID = 18, 343 FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8RegClassID = 19, 344 hGPRRegClassID = 20, 345 tGPRRegClassID = 21, 346 tGPREvenRegClassID = 22, 347 GPRnopc_and_hGPRRegClassID = 23, 348 GPRnosp_and_hGPRRegClassID = 24, 349 GPRnoip_and_hGPRRegClassID = 25, 350 GPRnoip_and_tGPREvenRegClassID = 26, 351 GPRnosp_and_GPRnopc_and_hGPRRegClassID = 27, 352 tGPROddRegClassID = 28, 353 GPRnopc_and_GPRnoip_and_hGPRRegClassID = 29, 354 GPRnosp_and_GPRnoip_and_hGPRRegClassID = 30, 355 tcGPRRegClassID = 31, 356 GPRnoip_and_tcGPRRegClassID = 32, 357 GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRRegClassID = 33, 358 hGPR_and_tGPREvenRegClassID = 34, 359 tGPR_and_tGPREvenRegClassID = 35, 360 tGPR_and_tGPROddRegClassID = 36, 361 tGPREven_and_tcGPRRegClassID = 37, 362 hGPR_and_GPRnoip_and_tGPREvenRegClassID = 38, 363 hGPR_and_tGPROddRegClassID = 39, 364 tGPREven_and_GPRnoip_and_tcGPRRegClassID = 40, 365 tGPROdd_and_tcGPRRegClassID = 41, 366 CCRRegClassID = 42, 367 FPCXTRegsRegClassID = 43, 368 GPRlrRegClassID = 44, 369 GPRspRegClassID = 45, 370 VCCRRegClassID = 46, 371 cl_FPSCR_NZCVRegClassID = 47, 372 hGPR_and_tGPRwithpcRegClassID = 48, 373 hGPR_and_tcGPRRegClassID = 49, 374 DPRRegClassID = 50, 375 DPR_VFP2RegClassID = 51, 376 DPR_8RegClassID = 52, 377 GPRPairRegClassID = 53, 378 GPRPairnospRegClassID = 54, 379 GPRPair_with_gsub_0_in_tGPRRegClassID = 55, 380 GPRPair_with_gsub_0_in_hGPRRegClassID = 56, 381 GPRPair_with_gsub_0_in_tcGPRRegClassID = 57, 382 GPRPair_with_gsub_1_in_tcGPRRegClassID = 58, 383 GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRRegClassID = 59, 384 GPRPair_with_gsub_1_in_GPRspRegClassID = 60, 385 DPairSpcRegClassID = 61, 386 DPairSpc_with_ssub_0RegClassID = 62, 387 DPairSpc_with_ssub_4RegClassID = 63, 388 DPairSpc_with_dsub_0_in_DPR_8RegClassID = 64, 389 DPairSpc_with_dsub_2_in_DPR_8RegClassID = 65, 390 DPairRegClassID = 66, 391 DPair_with_ssub_0RegClassID = 67, 392 QPRRegClassID = 68, 393 DPair_with_ssub_2RegClassID = 69, 394 DPair_with_dsub_0_in_DPR_8RegClassID = 70, 395 MQPRRegClassID = 71, 396 QPR_VFP2RegClassID = 72, 397 DPair_with_dsub_1_in_DPR_8RegClassID = 73, 398 QPR_8RegClassID = 74, 399 DTripleRegClassID = 75, 400 DTripleSpcRegClassID = 76, 401 DTripleSpc_with_ssub_0RegClassID = 77, 402 DTriple_with_ssub_0RegClassID = 78, 403 DTriple_with_qsub_0_in_QPRRegClassID = 79, 404 DTriple_with_ssub_2RegClassID = 80, 405 DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClassID = 81, 406 DTripleSpc_with_ssub_4RegClassID = 82, 407 DTriple_with_ssub_4RegClassID = 83, 408 DTripleSpc_with_ssub_8RegClassID = 84, 409 DTripleSpc_with_dsub_0_in_DPR_8RegClassID = 85, 410 DTriple_with_dsub_0_in_DPR_8RegClassID = 86, 411 DTriple_with_qsub_0_in_MQPRRegClassID = 87, 412 DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClassID = 88, 413 DTriple_with_dsub_1_in_DPR_8RegClassID = 89, 414 DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID = 90, 415 DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRRegClassID = 91, 416 DTripleSpc_with_dsub_2_in_DPR_8RegClassID = 92, 417 DTriple_with_dsub_2_in_DPR_8RegClassID = 93, 418 DTripleSpc_with_dsub_4_in_DPR_8RegClassID = 94, 419 DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID = 95, 420 DTriple_with_qsub_0_in_QPR_8RegClassID = 96, 421 DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRRegClassID = 97, 422 DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClassID = 98, 423 DQuadSpcRegClassID = 99, 424 DQuadSpc_with_ssub_0RegClassID = 100, 425 DQuadSpc_with_ssub_4RegClassID = 101, 426 DQuadSpc_with_ssub_8RegClassID = 102, 427 DQuadSpc_with_dsub_0_in_DPR_8RegClassID = 103, 428 DQuadSpc_with_dsub_2_in_DPR_8RegClassID = 104, 429 DQuadSpc_with_dsub_4_in_DPR_8RegClassID = 105, 430 DQuadRegClassID = 106, 431 DQuad_with_ssub_0RegClassID = 107, 432 DQuad_with_ssub_2RegClassID = 108, 433 QQPRRegClassID = 109, 434 DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClassID = 110, 435 DQuad_with_ssub_4RegClassID = 111, 436 DQuad_with_ssub_6RegClassID = 112, 437 DQuad_with_dsub_0_in_DPR_8RegClassID = 113, 438 DQuad_with_qsub_0_in_MQPRRegClassID = 114, 439 DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClassID = 115, 440 DQuad_with_dsub_1_in_DPR_8RegClassID = 116, 441 DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID = 117, 442 MQQPRRegClassID = 118, 443 DQuad_with_dsub_2_in_DPR_8RegClassID = 119, 444 DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID = 120, 445 DQuad_with_dsub_3_in_DPR_8RegClassID = 121, 446 DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID = 122, 447 DQuad_with_qsub_0_in_QPR_8RegClassID = 123, 448 DQuad_with_qsub_1_in_QPR_8RegClassID = 124, 449 DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClassID = 125, 450 DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID = 126, 451 QQQQPRRegClassID = 127, 452 QQQQPR_with_ssub_0RegClassID = 128, 453 QQQQPR_with_ssub_4RegClassID = 129, 454 QQQQPR_with_ssub_8RegClassID = 130, 455 MQQQQPRRegClassID = 131, 456 MQQQQPR_with_dsub_0_in_DPR_8RegClassID = 132, 457 MQQQQPR_with_dsub_2_in_DPR_8RegClassID = 133, 458 MQQQQPR_with_dsub_4_in_DPR_8RegClassID = 134, 459 MQQQQPR_with_dsub_6_in_DPR_8RegClassID = 135, 460 461}; 462} // end namespace ARM 463 464 465// Register alternate name indices 466 467namespace ARM { 468enum { 469 NoRegAltName, // 0 470 RegNamesRaw, // 1 471 NUM_TARGET_REG_ALT_NAMES = 2 472}; 473} // end namespace ARM 474 475 476// Subregister indices 477 478namespace ARM { 479enum : uint16_t { 480 NoSubRegister, 481 dsub_0, // 1 482 dsub_1, // 2 483 dsub_2, // 3 484 dsub_3, // 4 485 dsub_4, // 5 486 dsub_5, // 6 487 dsub_6, // 7 488 dsub_7, // 8 489 gsub_0, // 9 490 gsub_1, // 10 491 qqsub_0, // 11 492 qqsub_1, // 12 493 qsub_0, // 13 494 qsub_1, // 14 495 qsub_2, // 15 496 qsub_3, // 16 497 ssub_0, // 17 498 ssub_1, // 18 499 ssub_2, // 19 500 ssub_3, // 20 501 ssub_4, // 21 502 ssub_5, // 22 503 ssub_6, // 23 504 ssub_7, // 24 505 ssub_8, // 25 506 ssub_9, // 26 507 ssub_10, // 27 508 ssub_11, // 28 509 ssub_12, // 29 510 ssub_13, // 30 511 ssub_14, // 31 512 ssub_15, // 32 513 ssub_0_ssub_1_ssub_4_ssub_5, // 33 514 ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5, // 34 515 ssub_2_ssub_3_ssub_6_ssub_7, // 35 516 ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7, // 36 517 ssub_2_ssub_3_ssub_4_ssub_5, // 37 518 ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9, // 38 519 ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13, // 39 520 ssub_2_ssub_3_ssub_6_ssub_7_dsub_5, // 40 521 ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7, // 41 522 ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9, // 42 523 ssub_4_ssub_5_ssub_8_ssub_9, // 43 524 ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9, // 44 525 ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13, // 45 526 ssub_6_ssub_7_dsub_5, // 46 527 ssub_6_ssub_7_ssub_8_ssub_9_dsub_5, // 47 528 ssub_6_ssub_7_dsub_5_dsub_7, // 48 529 ssub_6_ssub_7_ssub_8_ssub_9, // 49 530 ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13, // 50 531 ssub_8_ssub_9_ssub_12_ssub_13, // 51 532 ssub_8_ssub_9_dsub_5_ssub_12_ssub_13, // 52 533 dsub_5_dsub_7, // 53 534 dsub_5_ssub_12_ssub_13_dsub_7, // 54 535 dsub_5_ssub_12_ssub_13, // 55 536 ssub_4_ssub_5_ssub_6_ssub_7_qsub_2, // 56 537 NUM_TARGET_SUBREGS 538}; 539} // end namespace ARM 540 541// Register pressure sets enum. 542namespace ARM { 543enum RegisterPressureSets { 544 FPCXTRegs = 0, 545 GPRlr = 1, 546 VCCR = 2, 547 cl_FPSCR_NZCV = 3, 548 hGPR_and_tGPRwithpc = 4, 549 GPRsp = 5, 550 tGPROdd = 6, 551 tcGPR = 7, 552 hGPR = 8, 553 tGPROdd_with_tcGPR = 9, 554 tGPR = 10, 555 tGPR_with_tcGPR = 11, 556 tGPREven = 12, 557 hGPR_with_tGPREven = 13, 558 hGPR_with_tGPROdd = 14, 559 hGPR_with_tcGPR = 15, 560 tGPR_with_tGPREven = 16, 561 GPR = 17, 562 GPRwithZR = 18, 563 GPRwithAPSR_with_GPRwithZR = 19, 564 DQuad_with_dsub_0_in_DPR_8 = 20, 565 DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR = 21, 566 HPR = 22, 567 DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR = 23, 568 DPair_with_ssub_0 = 24, 569 DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR = 25, 570 DPairSpc_with_ssub_0 = 26, 571 DQuad_with_ssub_0 = 27, 572 DTripleSpc_with_ssub_0 = 28, 573 QQQQPR_with_ssub_0 = 29, 574 DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR = 30, 575 DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR = 31, 576 DTriple_with_qsub_0_in_QPR = 32, 577 DPR = 33, 578}; 579} // end namespace ARM 580 581} // end namespace llvm 582 583#endif // GET_REGINFO_ENUM 584 585/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\ 586|* *| 587|* MC Register Information *| 588|* *| 589|* Automatically generated file, do not edit! *| 590|* *| 591\*===----------------------------------------------------------------------===*/ 592 593 594#ifdef GET_REGINFO_MC_DESC 595#undef GET_REGINFO_MC_DESC 596 597namespace llvm { 598 599extern const MCPhysReg ARMRegDiffLists[] = { 600 /* 0 */ 64902, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 601 /* 17 */ 38, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 602 /* 32 */ 42, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 603 /* 45 */ 46, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 604 /* 56 */ 64428, 1, 1, 1, 1, 1, 1, 1, 0, 605 /* 65 */ 64962, 1, 1, 1, 1, 1, 1, 1, 0, 606 /* 74 */ 65244, 1, 1, 1, 1, 1, 1, 1, 0, 607 /* 83 */ 44, 1, 1, 1, 1, 1, 1, 0, 608 /* 91 */ 46, 1, 1, 1, 1, 1, 0, 609 /* 98 */ 65188, 1, 1, 1, 1, 1, 0, 610 /* 105 */ 46, 1, 1, 1, 1, 0, 611 /* 111 */ 48, 1, 1, 1, 1, 0, 612 /* 117 */ 48, 1, 1, 1, 0, 613 /* 122 */ 64488, 1, 1, 1, 0, 614 /* 127 */ 65007, 1, 1, 1, 0, 615 /* 132 */ 65274, 1, 1, 1, 0, 616 /* 137 */ 65326, 1, 1, 1, 0, 617 /* 142 */ 13, 1, 1, 0, 618 /* 146 */ 48, 1, 1, 0, 619 /* 150 */ 65387, 1, 1, 0, 620 /* 154 */ 137, 65489, 48, 65489, 12, 121, 65416, 1, 1, 0, 621 /* 164 */ 136, 65490, 47, 65490, 12, 121, 65416, 1, 1, 0, 622 /* 174 */ 135, 65491, 46, 65491, 12, 121, 65416, 1, 1, 0, 623 /* 184 */ 134, 65492, 45, 65492, 12, 121, 65416, 1, 1, 0, 624 /* 194 */ 133, 65493, 44, 65493, 12, 121, 65416, 1, 1, 0, 625 /* 204 */ 132, 65494, 43, 65494, 12, 121, 65416, 1, 1, 0, 626 /* 214 */ 131, 65495, 42, 65495, 12, 121, 65416, 1, 1, 0, 627 /* 224 */ 130, 65496, 41, 65496, 12, 121, 65416, 1, 1, 0, 628 /* 234 */ 129, 65497, 40, 65497, 12, 121, 65416, 1, 1, 0, 629 /* 244 */ 128, 65498, 39, 65498, 12, 121, 65416, 1, 1, 0, 630 /* 254 */ 65489, 133, 65416, 1, 1, 0, 631 /* 260 */ 65490, 133, 65416, 1, 1, 0, 632 /* 266 */ 65491, 133, 65416, 1, 1, 0, 633 /* 272 */ 65492, 133, 65416, 1, 1, 0, 634 /* 278 */ 65493, 133, 65416, 1, 1, 0, 635 /* 284 */ 65494, 133, 65416, 1, 1, 0, 636 /* 290 */ 65495, 133, 65416, 1, 1, 0, 637 /* 296 */ 65496, 133, 65416, 1, 1, 0, 638 /* 302 */ 65497, 133, 65416, 1, 1, 0, 639 /* 308 */ 65498, 133, 65416, 1, 1, 0, 640 /* 314 */ 127, 65499, 38, 65499, 133, 65416, 1, 1, 0, 641 /* 323 */ 65072, 1, 3, 1, 3, 1, 3, 1, 0, 642 /* 332 */ 65128, 1, 3, 1, 3, 1, 0, 643 /* 339 */ 65318, 1, 3, 1, 0, 644 /* 344 */ 13, 1, 0, 645 /* 347 */ 14, 1, 0, 646 /* 350 */ 66, 1, 0, 647 /* 353 */ 65499, 66, 1, 65470, 67, 1, 0, 648 /* 360 */ 65290, 67, 1, 65469, 68, 1, 0, 649 /* 367 */ 65438, 66, 1, 65471, 68, 1, 0, 650 /* 374 */ 65500, 68, 1, 65468, 69, 1, 0, 651 /* 381 */ 65438, 67, 1, 65470, 69, 1, 0, 652 /* 388 */ 65291, 69, 1, 65467, 70, 1, 0, 653 /* 395 */ 65438, 68, 1, 65469, 70, 1, 0, 654 /* 402 */ 65501, 70, 1, 65466, 71, 1, 0, 655 /* 409 */ 65438, 69, 1, 65468, 71, 1, 0, 656 /* 416 */ 65292, 71, 1, 65465, 72, 1, 0, 657 /* 423 */ 65438, 70, 1, 65467, 72, 1, 0, 658 /* 430 */ 65502, 72, 1, 65464, 73, 1, 0, 659 /* 437 */ 65438, 71, 1, 65466, 73, 1, 0, 660 /* 444 */ 65293, 73, 1, 65463, 74, 1, 0, 661 /* 451 */ 65438, 72, 1, 65465, 74, 1, 0, 662 /* 458 */ 65503, 74, 1, 65462, 75, 1, 0, 663 /* 465 */ 65438, 73, 1, 65464, 75, 1, 0, 664 /* 472 */ 65294, 75, 1, 65461, 76, 1, 0, 665 /* 479 */ 65438, 74, 1, 65463, 76, 1, 0, 666 /* 486 */ 65504, 76, 1, 65460, 77, 1, 0, 667 /* 493 */ 65438, 75, 1, 65462, 77, 1, 0, 668 /* 500 */ 65295, 77, 1, 65459, 78, 1, 0, 669 /* 507 */ 65438, 76, 1, 65461, 78, 1, 0, 670 /* 514 */ 65505, 78, 1, 65458, 79, 1, 0, 671 /* 521 */ 65438, 77, 1, 65460, 79, 1, 0, 672 /* 528 */ 65296, 79, 1, 65457, 80, 1, 0, 673 /* 535 */ 65438, 78, 1, 65459, 80, 1, 0, 674 /* 542 */ 65506, 80, 1, 65456, 81, 1, 0, 675 /* 549 */ 65438, 79, 1, 65458, 81, 1, 0, 676 /* 556 */ 65037, 1, 0, 677 /* 559 */ 65255, 1, 0, 678 /* 562 */ 65298, 1, 0, 679 /* 565 */ 65299, 1, 0, 680 /* 568 */ 65300, 1, 0, 681 /* 571 */ 65301, 1, 0, 682 /* 574 */ 65302, 1, 0, 683 /* 577 */ 65303, 1, 0, 684 /* 580 */ 65304, 1, 0, 685 /* 583 */ 65453, 1, 65499, 133, 1, 65416, 1, 0, 686 /* 591 */ 138, 65488, 49, 65488, 12, 121, 65416, 1, 0, 687 /* 600 */ 65488, 13, 121, 65416, 1, 0, 688 /* 606 */ 65489, 13, 121, 65416, 1, 0, 689 /* 612 */ 65490, 13, 121, 65416, 1, 0, 690 /* 618 */ 65491, 13, 121, 65416, 1, 0, 691 /* 624 */ 65492, 13, 121, 65416, 1, 0, 692 /* 630 */ 65493, 13, 121, 65416, 1, 0, 693 /* 636 */ 65494, 13, 121, 65416, 1, 0, 694 /* 642 */ 65495, 13, 121, 65416, 1, 0, 695 /* 648 */ 65496, 13, 121, 65416, 1, 0, 696 /* 654 */ 65497, 13, 121, 65416, 1, 0, 697 /* 660 */ 65498, 13, 121, 65416, 1, 0, 698 /* 666 */ 65464, 1, 65488, 133, 65416, 121, 65416, 1, 0, 699 /* 675 */ 65463, 1, 65489, 133, 65416, 121, 65416, 1, 0, 700 /* 684 */ 65462, 1, 65490, 133, 65416, 121, 65416, 1, 0, 701 /* 693 */ 65461, 1, 65491, 133, 65416, 121, 65416, 1, 0, 702 /* 702 */ 65460, 1, 65492, 133, 65416, 121, 65416, 1, 0, 703 /* 711 */ 65459, 1, 65493, 133, 65416, 121, 65416, 1, 0, 704 /* 720 */ 65458, 1, 65494, 133, 65416, 121, 65416, 1, 0, 705 /* 729 */ 65457, 1, 65495, 133, 65416, 121, 65416, 1, 0, 706 /* 738 */ 65456, 1, 65496, 133, 65416, 121, 65416, 1, 0, 707 /* 747 */ 65455, 1, 65497, 133, 65416, 121, 65416, 1, 0, 708 /* 756 */ 65454, 1, 65498, 133, 65416, 121, 65416, 1, 0, 709 /* 765 */ 65488, 133, 65416, 1, 0, 710 /* 770 */ 65499, 134, 65416, 1, 0, 711 /* 775 */ 126, 65500, 37, 65500, 133, 65417, 1, 0, 712 /* 783 */ 65433, 1, 0, 713 /* 786 */ 65434, 1, 0, 714 /* 789 */ 65435, 1, 0, 715 /* 792 */ 65436, 1, 0, 716 /* 795 */ 65437, 1, 0, 717 /* 798 */ 65438, 1, 0, 718 /* 801 */ 65456, 1, 0, 719 /* 804 */ 65507, 1, 0, 720 /* 807 */ 65508, 1, 0, 721 /* 810 */ 65509, 1, 0, 722 /* 813 */ 65510, 1, 0, 723 /* 816 */ 65511, 1, 0, 724 /* 819 */ 65512, 1, 0, 725 /* 822 */ 65513, 1, 0, 726 /* 825 */ 65514, 1, 0, 727 /* 828 */ 65072, 1, 3, 1, 3, 1, 2, 0, 728 /* 836 */ 65128, 1, 3, 1, 2, 0, 729 /* 842 */ 65318, 1, 2, 0, 730 /* 846 */ 65072, 1, 3, 1, 2, 2, 0, 731 /* 853 */ 65128, 1, 2, 2, 0, 732 /* 858 */ 65072, 1, 2, 2, 2, 0, 733 /* 864 */ 65329, 2, 2, 2, 0, 734 /* 869 */ 65072, 1, 3, 2, 2, 0, 735 /* 875 */ 65357, 2, 2, 0, 736 /* 879 */ 65072, 1, 3, 1, 3, 2, 0, 737 /* 886 */ 65128, 1, 3, 2, 0, 738 /* 891 */ 65343, 77, 1, 65460, 79, 1, 65458, 81, 1, 12, 2, 0, 739 /* 903 */ 65343, 76, 1, 65461, 78, 1, 65459, 80, 1, 13, 2, 0, 740 /* 915 */ 65343, 75, 1, 65462, 77, 1, 65460, 79, 1, 14, 2, 0, 741 /* 927 */ 65343, 74, 1, 65463, 76, 1, 65461, 78, 1, 15, 2, 0, 742 /* 939 */ 65343, 73, 1, 65464, 75, 1, 65462, 77, 1, 16, 2, 0, 743 /* 951 */ 65343, 72, 1, 65465, 74, 1, 65463, 76, 1, 17, 2, 0, 744 /* 963 */ 65343, 71, 1, 65466, 73, 1, 65464, 75, 1, 18, 2, 0, 745 /* 975 */ 65343, 70, 1, 65467, 72, 1, 65465, 74, 1, 19, 2, 0, 746 /* 987 */ 65343, 69, 1, 65468, 71, 1, 65466, 73, 1, 20, 2, 0, 747 /* 999 */ 65343, 68, 1, 65469, 70, 1, 65467, 72, 1, 21, 2, 0, 748 /* 1011 */ 65343, 67, 1, 65470, 69, 1, 65468, 71, 1, 22, 2, 0, 749 /* 1023 */ 65343, 66, 1, 65471, 68, 1, 65469, 70, 1, 23, 2, 0, 750 /* 1035 */ 65343, 2, 2, 94, 2, 0, 751 /* 1041 */ 65343, 81, 1, 65456, 2, 94, 2, 0, 752 /* 1049 */ 65343, 80, 1, 65457, 2, 94, 2, 0, 753 /* 1057 */ 65343, 79, 1, 65458, 81, 1, 65456, 94, 2, 0, 754 /* 1067 */ 65343, 78, 1, 65459, 80, 1, 65457, 94, 2, 0, 755 /* 1077 */ 65438, 2, 0, 756 /* 1080 */ 65452, 2, 0, 757 /* 1083 */ 65072, 1, 3, 1, 3, 1, 3, 0, 758 /* 1091 */ 65128, 1, 3, 1, 3, 0, 759 /* 1097 */ 65318, 1, 3, 0, 760 /* 1101 */ 7, 0, 761 /* 1103 */ 140, 65486, 13, 0, 762 /* 1107 */ 14, 0, 763 /* 1109 */ 126, 65501, 15, 0, 764 /* 1113 */ 14, 69, 0, 765 /* 1116 */ 65445, 65513, 1, 23, 65514, 1, 95, 65, 65472, 65, 69, 0, 766 /* 1128 */ 65445, 65512, 1, 24, 65513, 1, 95, 65, 65472, 65, 70, 0, 767 /* 1140 */ 65445, 65511, 1, 25, 65512, 1, 95, 65, 65472, 65, 71, 0, 768 /* 1152 */ 65445, 65510, 1, 26, 65511, 1, 95, 65, 65472, 65, 72, 0, 769 /* 1164 */ 65445, 65509, 1, 27, 65510, 1, 95, 65, 65472, 65, 73, 0, 770 /* 1176 */ 65445, 65508, 1, 28, 65509, 1, 95, 65, 65472, 65, 74, 0, 771 /* 1188 */ 65445, 65507, 1, 29, 65508, 1, 95, 65, 65472, 65, 75, 0, 772 /* 1200 */ 65445, 65506, 80, 1, 65456, 81, 1, 65484, 65507, 1, 95, 65, 65472, 65, 76, 0, 773 /* 1216 */ 65445, 65505, 78, 1, 65458, 79, 1, 65487, 65506, 80, 1, 65456, 81, 1, 13, 65, 65472, 65, 77, 0, 774 /* 1236 */ 65445, 65504, 76, 1, 65460, 77, 1, 65490, 65505, 78, 1, 65458, 79, 1, 15, 65, 65472, 65, 78, 0, 775 /* 1256 */ 65445, 65503, 74, 1, 65462, 75, 1, 65493, 65504, 76, 1, 65460, 77, 1, 17, 65, 65472, 65, 79, 0, 776 /* 1276 */ 65445, 65502, 72, 1, 65464, 73, 1, 65496, 65503, 74, 1, 65462, 75, 1, 19, 65, 65472, 65, 80, 0, 777 /* 1296 */ 65445, 65501, 70, 1, 65466, 71, 1, 65499, 65502, 72, 1, 65464, 73, 1, 21, 65, 65472, 65, 81, 0, 778 /* 1316 */ 65445, 65500, 68, 1, 65468, 69, 1, 65502, 65501, 70, 1, 65466, 71, 1, 23, 65, 65472, 65, 82, 0, 779 /* 1336 */ 65445, 65499, 66, 1, 65470, 67, 1, 65505, 65500, 68, 1, 65468, 69, 1, 25, 65, 65472, 65, 83, 0, 780 /* 1356 */ 97, 0, 781 /* 1358 */ 98, 0, 782 /* 1360 */ 99, 0, 783 /* 1362 */ 100, 0, 784 /* 1364 */ 101, 0, 785 /* 1366 */ 102, 0, 786 /* 1368 */ 103, 0, 787 /* 1370 */ 65373, 1, 1, 21, 75, 135, 0, 788 /* 1377 */ 65373, 1, 1, 22, 74, 136, 0, 789 /* 1384 */ 65373, 1, 1, 23, 73, 137, 0, 790 /* 1391 */ 65373, 1, 1, 24, 72, 138, 0, 791 /* 1398 */ 65373, 1, 1, 25, 71, 139, 0, 792 /* 1405 */ 65373, 1, 1, 26, 70, 140, 0, 793 /* 1412 */ 65373, 1, 1, 27, 69, 141, 0, 794 /* 1419 */ 65373, 80, 1, 65456, 81, 1, 65455, 28, 68, 142, 0, 795 /* 1430 */ 65373, 78, 1, 65458, 79, 1, 65457, 80, 1, 65484, 67, 143, 0, 796 /* 1443 */ 65373, 76, 1, 65460, 77, 1, 65459, 78, 1, 65487, 66, 144, 0, 797 /* 1456 */ 65373, 74, 1, 65462, 75, 1, 65461, 76, 1, 65490, 65, 145, 0, 798 /* 1469 */ 65373, 72, 1, 65464, 73, 1, 65463, 74, 1, 65493, 64, 146, 0, 799 /* 1482 */ 65373, 70, 1, 65466, 71, 1, 65465, 72, 1, 65496, 63, 147, 0, 800 /* 1495 */ 65373, 68, 1, 65468, 69, 1, 65467, 70, 1, 65499, 62, 148, 0, 801 /* 1508 */ 65373, 66, 1, 65470, 67, 1, 65469, 68, 1, 65502, 61, 149, 0, 802 /* 1521 */ 166, 0, 803 /* 1523 */ 65288, 1, 1, 1, 230, 1, 65400, 65, 65472, 65, 65396, 0, 804 /* 1535 */ 65287, 1, 1, 1, 231, 1, 65399, 65, 65472, 65, 65397, 0, 805 /* 1547 */ 65286, 1, 1, 1, 232, 1, 65398, 65, 65472, 65, 65398, 0, 806 /* 1559 */ 65285, 1, 1, 1, 233, 1, 65397, 65, 65472, 65, 65399, 0, 807 /* 1571 */ 65284, 1, 1, 1, 234, 1, 65396, 65, 65472, 65, 65400, 0, 808 /* 1583 */ 65283, 1, 1, 1, 235, 1, 65395, 65, 65472, 65, 65401, 0, 809 /* 1595 */ 65521, 65445, 65511, 1, 25, 65512, 1, 95, 65, 65472, 65, 71, 65419, 65445, 65513, 1, 23, 65514, 1, 95, 65, 65472, 65, 69, 65492, 28, 65509, 28, 28, 65386, 65, 30, 65442, 65, 30, 40, 15, 65402, 0, 810 /* 1634 */ 65521, 65445, 65510, 1, 26, 65511, 1, 95, 65, 65472, 65, 72, 65419, 65445, 65512, 1, 24, 65513, 1, 95, 65, 65472, 65, 70, 65491, 28, 65509, 28, 29, 65385, 65, 30, 65442, 65, 30, 41, 15, 65402, 0, 811 /* 1673 */ 65521, 65445, 65509, 1, 27, 65510, 1, 95, 65, 65472, 65, 73, 65419, 65445, 65511, 1, 25, 65512, 1, 95, 65, 65472, 65, 71, 65490, 28, 65509, 28, 30, 65384, 65, 30, 65442, 65, 30, 42, 15, 65402, 0, 812 /* 1712 */ 65521, 65445, 65508, 1, 28, 65509, 1, 95, 65, 65472, 65, 74, 65419, 65445, 65510, 1, 26, 65511, 1, 95, 65, 65472, 65, 72, 65489, 28, 65509, 28, 31, 65383, 65, 30, 65442, 65, 30, 43, 15, 65402, 0, 813 /* 1751 */ 65521, 65445, 65507, 1, 29, 65508, 1, 95, 65, 65472, 65, 75, 65419, 65445, 65509, 1, 27, 65510, 1, 95, 65, 65472, 65, 73, 65488, 28, 65509, 28, 32, 65382, 65, 30, 65442, 65, 30, 44, 15, 65402, 0, 814 /* 1790 */ 65521, 65445, 65506, 80, 1, 65456, 81, 1, 65484, 65507, 1, 95, 65, 65472, 65, 76, 65419, 65445, 65508, 1, 28, 65509, 1, 95, 65, 65472, 65, 74, 65487, 28, 65509, 28, 33, 65381, 65, 30, 65442, 65, 30, 45, 15, 65402, 0, 815 /* 1833 */ 65521, 65445, 65505, 78, 1, 65458, 79, 1, 65487, 65506, 80, 1, 65456, 81, 1, 13, 65, 65472, 65, 77, 65419, 65445, 65507, 1, 29, 65508, 1, 95, 65, 65472, 65, 75, 65486, 28, 65509, 28, 34, 65380, 65, 30, 65442, 65, 30, 46, 15, 65402, 0, 816 /* 1880 */ 65521, 65445, 65504, 76, 1, 65460, 77, 1, 65490, 65505, 78, 1, 65458, 79, 1, 15, 65, 65472, 65, 78, 65419, 65445, 65506, 80, 1, 65456, 81, 1, 65484, 65507, 1, 95, 65, 65472, 65, 76, 65485, 28, 65509, 28, 35, 65379, 65, 30, 65442, 65, 30, 47, 15, 65402, 0, 817 /* 1931 */ 65521, 65445, 65503, 74, 1, 65462, 75, 1, 65493, 65504, 76, 1, 65460, 77, 1, 17, 65, 65472, 65, 79, 65419, 65445, 65505, 78, 1, 65458, 79, 1, 65487, 65506, 80, 1, 65456, 81, 1, 13, 65, 65472, 65, 77, 65484, 28, 65509, 28, 36, 65378, 65, 30, 65442, 65, 30, 48, 15, 65402, 0, 818 /* 1986 */ 65521, 65445, 65502, 72, 1, 65464, 73, 1, 65496, 65503, 74, 1, 65462, 75, 1, 19, 65, 65472, 65, 80, 65419, 65445, 65504, 76, 1, 65460, 77, 1, 65490, 65505, 78, 1, 65458, 79, 1, 15, 65, 65472, 65, 78, 65483, 28, 65509, 28, 37, 65377, 65, 30, 65442, 65, 30, 49, 15, 65402, 0, 819 /* 2041 */ 65521, 65445, 65501, 70, 1, 65466, 71, 1, 65499, 65502, 72, 1, 65464, 73, 1, 21, 65, 65472, 65, 81, 65419, 65445, 65503, 74, 1, 65462, 75, 1, 65493, 65504, 76, 1, 65460, 77, 1, 17, 65, 65472, 65, 79, 65482, 28, 65509, 28, 38, 65376, 65, 30, 65442, 65, 30, 50, 15, 65402, 0, 820 /* 2096 */ 65521, 65445, 65500, 68, 1, 65468, 69, 1, 65502, 65501, 70, 1, 65466, 71, 1, 23, 65, 65472, 65, 82, 65419, 65445, 65502, 72, 1, 65464, 73, 1, 65496, 65503, 74, 1, 65462, 75, 1, 19, 65, 65472, 65, 80, 65481, 28, 65509, 28, 39, 65375, 65, 30, 65442, 65, 30, 51, 15, 65402, 0, 821 /* 2151 */ 65521, 65445, 65499, 66, 1, 65470, 67, 1, 65505, 65500, 68, 1, 65468, 69, 1, 25, 65, 65472, 65, 83, 65419, 65445, 65501, 70, 1, 65466, 71, 1, 65499, 65502, 72, 1, 65464, 73, 1, 21, 65, 65472, 65, 81, 65480, 28, 65509, 28, 40, 65374, 65, 30, 65442, 65, 30, 52, 15, 65402, 0, 822 /* 2206 */ 65282, 81, 1, 65455, 1, 1, 236, 1, 65394, 65, 65472, 65, 65402, 0, 823 /* 2220 */ 65281, 79, 1, 65457, 80, 1, 65456, 81, 1, 65455, 237, 1, 65393, 65, 65472, 65, 65403, 0, 824 /* 2238 */ 65280, 77, 1, 65459, 78, 1, 65458, 79, 1, 65457, 80, 1, 157, 1, 65392, 65, 65472, 65, 65404, 0, 825 /* 2258 */ 65279, 75, 1, 65461, 76, 1, 65460, 77, 1, 65459, 78, 1, 160, 1, 65391, 65, 65472, 65, 65405, 0, 826 /* 2278 */ 65278, 73, 1, 65463, 74, 1, 65462, 75, 1, 65461, 76, 1, 163, 1, 65390, 65, 65472, 65, 65406, 0, 827 /* 2298 */ 65277, 71, 1, 65465, 72, 1, 65464, 73, 1, 65463, 74, 1, 166, 1, 65389, 65, 65472, 65, 65407, 0, 828 /* 2318 */ 65276, 69, 1, 65467, 70, 1, 65466, 71, 1, 65465, 72, 1, 169, 1, 65388, 65, 65472, 65, 65408, 0, 829 /* 2338 */ 65275, 67, 1, 65469, 68, 1, 65468, 69, 1, 65467, 70, 1, 172, 1, 65387, 65, 65472, 65, 65409, 0, 830 /* 2358 */ 23, 73, 2, 63, 65488, 120, 65465, 1, 65487, 75, 26, 65447, 65, 26, 30, 65416, 66, 26, 29, 65416, 0, 831 /* 2379 */ 22, 74, 2, 63, 65487, 120, 65466, 1, 65486, 76, 26, 65446, 66, 26, 29, 65416, 0, 832 /* 2396 */ 65, 65487, 77, 26, 65446, 66, 26, 29, 65416, 0, 833 /* 2406 */ 23, 73, 2, 134, 65465, 1, 65487, 50, 65487, 75, 26, 31, 65416, 65, 26, 30, 65416, 0, 834 /* 2424 */ 22, 74, 135, 65466, 1, 65486, 77, 26, 30, 65416, 0, 835 /* 2435 */ 65, 65487, 77, 26, 30, 65416, 0, 836 /* 2442 */ 139, 65487, 50, 65487, 12, 121, 65416, 0, 837 /* 2450 */ 65487, 13, 121, 65416, 0, 838 /* 2455 */ 65465, 1, 65487, 133, 65416, 121, 65416, 0, 839 /* 2463 */ 65466, 1, 65486, 133, 65416, 0, 840 /* 2469 */ 65487, 133, 65416, 0, 841 /* 2473 */ 65468, 36, 62, 148, 65452, 1, 65500, 66, 28, 40, 65417, 0, 842 /* 2485 */ 65469, 36, 62, 148, 65452, 1, 65500, 66, 28, 40, 65417, 0, 843 /* 2497 */ 65, 65500, 66, 28, 40, 65417, 0, 844 /* 2504 */ 65452, 1, 65500, 134, 65417, 0, 845 /* 2510 */ 65315, 75, 1, 65462, 77, 1, 65460, 79, 1, 65458, 81, 1, 10, 95, 65443, 95, 65443, 0, 846 /* 2528 */ 65315, 74, 1, 65463, 76, 1, 65461, 78, 1, 65459, 80, 1, 11, 95, 65443, 95, 65443, 0, 847 /* 2546 */ 65315, 73, 1, 65464, 75, 1, 65462, 77, 1, 65460, 79, 1, 12, 95, 65443, 95, 65443, 0, 848 /* 2564 */ 65315, 72, 1, 65465, 74, 1, 65463, 76, 1, 65461, 78, 1, 13, 95, 65443, 95, 65443, 0, 849 /* 2582 */ 65315, 71, 1, 65466, 73, 1, 65464, 75, 1, 65462, 77, 1, 14, 95, 65443, 95, 65443, 0, 850 /* 2600 */ 65315, 70, 1, 65467, 72, 1, 65465, 74, 1, 65463, 76, 1, 15, 95, 65443, 95, 65443, 0, 851 /* 2618 */ 65315, 69, 1, 65468, 71, 1, 65466, 73, 1, 65464, 75, 1, 16, 95, 65443, 95, 65443, 0, 852 /* 2636 */ 65315, 68, 1, 65469, 70, 1, 65467, 72, 1, 65465, 74, 1, 17, 95, 65443, 95, 65443, 0, 853 /* 2654 */ 65315, 67, 1, 65470, 69, 1, 65468, 71, 1, 65466, 73, 1, 18, 95, 65443, 95, 65443, 0, 854 /* 2672 */ 65315, 66, 1, 65471, 68, 1, 65469, 70, 1, 65467, 72, 1, 19, 95, 65443, 95, 65443, 0, 855 /* 2690 */ 65315, 2, 2, 2, 92, 95, 65443, 95, 65443, 0, 856 /* 2700 */ 65315, 81, 1, 65456, 2, 2, 92, 95, 65443, 95, 65443, 0, 857 /* 2712 */ 65315, 80, 1, 65457, 2, 2, 92, 95, 65443, 95, 65443, 0, 858 /* 2724 */ 65315, 79, 1, 65458, 81, 1, 65456, 2, 92, 95, 65443, 95, 65443, 0, 859 /* 2738 */ 65315, 78, 1, 65459, 80, 1, 65457, 2, 92, 95, 65443, 95, 65443, 0, 860 /* 2752 */ 65315, 77, 1, 65460, 79, 1, 65458, 81, 1, 65456, 92, 95, 65443, 95, 65443, 0, 861 /* 2768 */ 65315, 76, 1, 65461, 78, 1, 65459, 80, 1, 65457, 92, 95, 65443, 95, 65443, 0, 862 /* 2784 */ 21, 75, 65, 65486, 78, 26, 65445, 0, 863 /* 2792 */ 24, 72, 2, 63, 65489, 120, 65464, 1, 65488, 74, 26, 65448, 64, 26, 31, 65416, 65, 26, 30, 65416, 92, 65445, 0, 864 /* 2815 */ 65, 65488, 76, 26, 65447, 65, 26, 30, 65416, 92, 65445, 0, 865 /* 2827 */ 26, 65446, 92, 65445, 0, 866 /* 2832 */ 24, 72, 2, 135, 65464, 1, 65488, 49, 65488, 74, 26, 32, 65416, 64, 26, 31, 65416, 65, 26, 65446, 0, 867 /* 2853 */ 65, 65488, 76, 26, 31, 65416, 65, 26, 65446, 0, 868 /* 2863 */ 25, 71, 2, 63, 65490, 120, 65463, 1, 65489, 73, 26, 65449, 63, 26, 32, 65416, 64, 26, 31, 65416, 91, 65446, 0, 869 /* 2886 */ 65, 65489, 75, 26, 65448, 64, 26, 31, 65416, 91, 65446, 0, 870 /* 2898 */ 25, 71, 2, 136, 65463, 1, 65489, 48, 65489, 73, 26, 33, 65416, 63, 26, 32, 65416, 64, 26, 65447, 91, 65446, 0, 871 /* 2921 */ 65, 65489, 75, 26, 32, 65416, 64, 26, 65447, 91, 65446, 0, 872 /* 2933 */ 26, 70, 2, 63, 65491, 120, 65462, 1, 65490, 72, 26, 65450, 62, 26, 33, 65416, 63, 26, 32, 65416, 90, 65447, 0, 873 /* 2956 */ 65, 65490, 74, 26, 65449, 63, 26, 32, 65416, 90, 65447, 0, 874 /* 2968 */ 26, 70, 2, 137, 65462, 1, 65490, 47, 65490, 72, 26, 34, 65416, 62, 26, 33, 65416, 63, 26, 65448, 90, 65447, 0, 875 /* 2991 */ 65, 65490, 74, 26, 33, 65416, 63, 26, 65448, 90, 65447, 0, 876 /* 3003 */ 27, 69, 2, 63, 65492, 120, 65461, 1, 65491, 71, 26, 65451, 61, 26, 34, 65416, 62, 26, 33, 65416, 89, 65448, 0, 877 /* 3026 */ 65, 65491, 73, 26, 65450, 62, 26, 33, 65416, 89, 65448, 0, 878 /* 3038 */ 27, 69, 2, 138, 65461, 1, 65491, 46, 65491, 71, 26, 35, 65416, 61, 26, 34, 65416, 62, 26, 65449, 89, 65448, 0, 879 /* 3061 */ 65, 65491, 73, 26, 34, 65416, 62, 26, 65449, 89, 65448, 0, 880 /* 3073 */ 28, 68, 2, 63, 65493, 120, 65460, 1, 65492, 70, 26, 65452, 60, 26, 35, 65416, 61, 26, 34, 65416, 88, 65449, 0, 881 /* 3096 */ 65, 65492, 72, 26, 65451, 61, 26, 34, 65416, 88, 65449, 0, 882 /* 3108 */ 28, 68, 2, 139, 65460, 1, 65492, 45, 65492, 70, 26, 36, 65416, 60, 26, 35, 65416, 61, 26, 65450, 88, 65449, 0, 883 /* 3131 */ 65, 65492, 72, 26, 35, 65416, 61, 26, 65450, 88, 65449, 0, 884 /* 3143 */ 65454, 29, 67, 2, 63, 65494, 120, 65459, 1, 65493, 69, 26, 65453, 59, 26, 36, 65416, 60, 26, 35, 65416, 87, 65450, 0, 885 /* 3167 */ 65455, 29, 67, 2, 63, 65494, 120, 65459, 1, 65493, 69, 26, 65453, 59, 26, 36, 65416, 60, 26, 35, 65416, 87, 65450, 0, 886 /* 3191 */ 65, 65493, 71, 26, 65452, 60, 26, 35, 65416, 87, 65450, 0, 887 /* 3203 */ 29, 67, 2, 140, 65459, 1, 65493, 44, 65493, 69, 26, 37, 65416, 59, 26, 36, 65416, 60, 26, 65451, 87, 65450, 0, 888 /* 3226 */ 65, 65493, 71, 26, 36, 65416, 60, 26, 65451, 87, 65450, 0, 889 /* 3238 */ 65456, 30, 66, 2, 63, 65495, 120, 65458, 1, 65494, 68, 26, 65454, 58, 26, 37, 65416, 59, 26, 36, 65416, 86, 65451, 0, 890 /* 3262 */ 65457, 30, 66, 2, 63, 65495, 120, 65458, 1, 65494, 68, 26, 65454, 58, 26, 37, 65416, 59, 26, 36, 65416, 86, 65451, 0, 891 /* 3286 */ 65, 65494, 70, 26, 65453, 59, 26, 36, 65416, 86, 65451, 0, 892 /* 3298 */ 65455, 30, 66, 2, 141, 65458, 1, 65494, 43, 65494, 68, 26, 38, 65416, 58, 26, 37, 65416, 59, 26, 65452, 86, 65451, 0, 893 /* 3322 */ 65456, 30, 66, 2, 141, 65458, 1, 65494, 43, 65494, 68, 26, 38, 65416, 58, 26, 37, 65416, 59, 26, 65452, 86, 65451, 0, 894 /* 3346 */ 65, 65494, 70, 26, 37, 65416, 59, 26, 65452, 86, 65451, 0, 895 /* 3358 */ 65458, 31, 65, 2, 63, 65496, 120, 65457, 1, 65495, 67, 26, 65455, 57, 26, 38, 65416, 58, 26, 37, 65416, 85, 65452, 0, 896 /* 3382 */ 65459, 31, 65, 2, 63, 65496, 120, 65457, 1, 65495, 67, 26, 65455, 57, 26, 38, 65416, 58, 26, 37, 65416, 85, 65452, 0, 897 /* 3406 */ 65, 65495, 69, 26, 65454, 58, 26, 37, 65416, 85, 65452, 0, 898 /* 3418 */ 65457, 31, 65, 2, 142, 65457, 1, 65495, 42, 65495, 67, 26, 39, 65416, 57, 26, 38, 65416, 58, 26, 65453, 85, 65452, 0, 899 /* 3442 */ 65458, 31, 65, 2, 142, 65457, 1, 65495, 42, 65495, 67, 26, 39, 65416, 57, 26, 38, 65416, 58, 26, 65453, 85, 65452, 0, 900 /* 3466 */ 65, 65495, 69, 26, 38, 65416, 58, 26, 65453, 85, 65452, 0, 901 /* 3478 */ 65460, 32, 64, 2, 63, 65497, 120, 65456, 1, 65496, 66, 26, 65456, 56, 26, 39, 65416, 57, 26, 38, 65416, 84, 65453, 0, 902 /* 3502 */ 65461, 32, 64, 2, 63, 65497, 120, 65456, 1, 65496, 66, 26, 65456, 56, 26, 39, 65416, 57, 26, 38, 65416, 84, 65453, 0, 903 /* 3526 */ 65, 65496, 68, 26, 65455, 57, 26, 38, 65416, 84, 65453, 0, 904 /* 3538 */ 65459, 32, 64, 2, 143, 65456, 1, 65496, 41, 65496, 66, 26, 40, 65416, 56, 26, 39, 65416, 57, 26, 65454, 84, 65453, 0, 905 /* 3562 */ 65460, 32, 64, 2, 143, 65456, 1, 65496, 41, 65496, 66, 26, 40, 65416, 56, 26, 39, 65416, 57, 26, 65454, 84, 65453, 0, 906 /* 3586 */ 65, 65496, 68, 26, 39, 65416, 57, 26, 65454, 84, 65453, 0, 907 /* 3598 */ 65462, 33, 63, 2, 63, 65498, 120, 65455, 1, 65497, 65, 26, 65457, 55, 26, 40, 65416, 56, 26, 39, 65416, 83, 65454, 0, 908 /* 3622 */ 65463, 33, 63, 2, 63, 65498, 120, 65455, 1, 65497, 65, 26, 65457, 55, 26, 40, 65416, 56, 26, 39, 65416, 83, 65454, 0, 909 /* 3646 */ 65, 65497, 67, 26, 65456, 56, 26, 39, 65416, 83, 65454, 0, 910 /* 3658 */ 65461, 33, 63, 2, 144, 65455, 1, 65497, 40, 65497, 65, 26, 41, 65416, 55, 26, 40, 65416, 56, 26, 65455, 83, 65454, 0, 911 /* 3682 */ 65462, 33, 63, 2, 144, 65455, 1, 65497, 40, 65497, 65, 26, 41, 65416, 55, 26, 40, 65416, 56, 26, 65455, 83, 65454, 0, 912 /* 3706 */ 65, 65497, 67, 26, 40, 65416, 56, 26, 65455, 83, 65454, 0, 913 /* 3718 */ 65297, 81, 1, 65455, 0, 914 /* 3723 */ 65464, 34, 62, 2, 63, 65499, 120, 65454, 1, 65498, 64, 2, 26, 41, 65416, 55, 26, 40, 65416, 82, 65455, 0, 915 /* 3745 */ 65465, 34, 62, 2, 63, 65499, 120, 65454, 1, 65498, 64, 2, 26, 41, 65416, 55, 26, 40, 65416, 82, 65455, 0, 916 /* 3767 */ 65, 65498, 66, 26, 65457, 55, 26, 40, 65416, 82, 65455, 0, 917 /* 3779 */ 65463, 34, 62, 2, 145, 65454, 1, 65498, 39, 65498, 64, 26, 42, 65416, 54, 26, 41, 65416, 55, 26, 65456, 82, 65455, 0, 918 /* 3803 */ 65464, 34, 62, 2, 145, 65454, 1, 65498, 39, 65498, 64, 26, 42, 65416, 54, 26, 41, 65416, 55, 26, 65456, 82, 65455, 0, 919 /* 3827 */ 65, 65498, 66, 26, 41, 65416, 55, 26, 65456, 82, 65455, 0, 920 /* 3839 */ 65438, 81, 1, 65456, 0, 921 /* 3844 */ 65466, 35, 61, 2, 63, 65500, 120, 65453, 1, 65499, 65, 2, 26, 40, 1, 65416, 81, 65456, 0, 922 /* 3863 */ 65467, 35, 61, 2, 63, 65500, 120, 65453, 1, 65499, 65, 2, 26, 40, 1, 65416, 81, 65456, 0, 923 /* 3882 */ 65, 65499, 65, 2, 26, 41, 65416, 81, 65456, 0, 924 /* 3892 */ 65465, 35, 61, 2, 146, 65453, 1, 65499, 38, 65499, 63, 2, 26, 41, 1, 65416, 54, 26, 65457, 81, 65456, 0, 925 /* 3914 */ 65466, 35, 61, 2, 146, 65453, 1, 65499, 38, 65499, 63, 2, 26, 41, 1, 65416, 54, 26, 65457, 81, 65456, 0, 926 /* 3936 */ 65, 65499, 65, 26, 42, 65416, 54, 26, 65457, 81, 65456, 0, 927 /* 3948 */ 65438, 80, 1, 65457, 0, 928 /* 3953 */ 28, 65457, 0, 929 /* 3956 */ 65467, 36, 60, 2, 147, 65452, 1, 65500, 37, 65500, 64, 2, 26, 41, 65417, 80, 65457, 0, 930 /* 3974 */ 65468, 36, 60, 2, 147, 65452, 1, 65500, 37, 65500, 64, 2, 26, 41, 65417, 80, 65457, 0, 931 /* 3992 */ 65, 65500, 64, 2, 26, 41, 65417, 80, 65457, 0, 932 /* 4002 */ 26, 65458, 80, 65457, 0, 933 /* 4007 */ 65469, 37, 61, 65, 65501, 65, 28, 65458, 0, 934 /* 4016 */ 65470, 37, 61, 65, 65501, 65, 28, 65458, 0, 935 /* 4025 */ 65373, 1, 1, 230, 65402, 65461, 0, 936 /* 4032 */ 65373, 1, 1, 231, 65401, 65462, 0, 937 /* 4039 */ 65373, 1, 1, 232, 65400, 65463, 0, 938 /* 4046 */ 65373, 1, 1, 233, 65399, 65464, 0, 939 /* 4053 */ 65373, 1, 1, 234, 65398, 65465, 0, 940 /* 4060 */ 65373, 1, 1, 235, 65397, 65466, 0, 941 /* 4067 */ 65373, 1, 1, 236, 65396, 65467, 0, 942 /* 4074 */ 65439, 65467, 0, 943 /* 4077 */ 65373, 81, 1, 65455, 1, 237, 65395, 65468, 0, 944 /* 4086 */ 65373, 79, 1, 65457, 80, 1, 65456, 81, 1, 156, 65394, 65469, 0, 945 /* 4099 */ 65373, 77, 1, 65459, 78, 1, 65458, 79, 1, 159, 65393, 65470, 0, 946 /* 4112 */ 65373, 75, 1, 65461, 76, 1, 65460, 77, 1, 162, 65392, 65471, 0, 947 /* 4125 */ 65373, 73, 1, 65463, 74, 1, 65462, 75, 1, 165, 65391, 65472, 0, 948 /* 4138 */ 65373, 71, 1, 65465, 72, 1, 65464, 73, 1, 168, 65390, 65473, 0, 949 /* 4151 */ 65373, 69, 1, 65467, 70, 1, 65466, 71, 1, 171, 65389, 65474, 0, 950 /* 4164 */ 65373, 67, 1, 65469, 68, 1, 65468, 69, 1, 174, 65388, 65475, 0, 951 /* 4177 */ 65534, 0, 952 /* 4179 */ 65535, 0, 953}; 954 955extern const LaneBitmask ARMLaneMaskLists[] = { 956 /* 0 */ LaneBitmask(0x0000000000000000), LaneBitmask::getAll(), 957 /* 2 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000001), LaneBitmask::getAll(), 958 /* 5 */ LaneBitmask(0x0000000000000001), LaneBitmask(0x0000000000000002), LaneBitmask::getAll(), 959 /* 8 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask::getAll(), 960 /* 11 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask::getAll(), 961 /* 16 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000030), LaneBitmask::getAll(), 962 /* 20 */ LaneBitmask(0x000000000000000C), LaneBitmask(0x0000000000000030), LaneBitmask::getAll(), 963 /* 23 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask::getAll(), 964 /* 28 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask::getAll(), 965 /* 35 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x00000000000000C0), LaneBitmask::getAll(), 966 /* 39 */ LaneBitmask(0x000000000000000C), LaneBitmask(0x00000000000000C0), LaneBitmask::getAll(), 967 /* 42 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x00000000000000C0), LaneBitmask::getAll(), 968 /* 48 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000030), LaneBitmask(0x00000000000000C0), LaneBitmask::getAll(), 969 /* 53 */ LaneBitmask(0x000000000000000C), LaneBitmask(0x0000000000000030), LaneBitmask(0x00000000000000C0), LaneBitmask::getAll(), 970 /* 57 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask(0x0000000000000100), LaneBitmask(0x0000000000000200), LaneBitmask::getAll(), 971 /* 66 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask(0x0000000000000300), LaneBitmask::getAll(), 972 /* 74 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x00000000000000C0), LaneBitmask(0x0000000000000300), LaneBitmask::getAll(), 973 /* 81 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000030), LaneBitmask(0x00000000000000C0), LaneBitmask(0x0000000000000300), LaneBitmask::getAll(), 974 /* 87 */ LaneBitmask(0x000000000000000C), LaneBitmask(0x0000000000000030), LaneBitmask(0x00000000000000C0), LaneBitmask(0x0000000000000300), LaneBitmask::getAll(), 975 /* 92 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask(0x0000000000000400), LaneBitmask(0x0000000000000800), LaneBitmask::getAll(), 976 /* 99 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask(0x0000000000000C00), LaneBitmask::getAll(), 977 /* 105 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x00000000000000C0), LaneBitmask(0x0000000000000C00), LaneBitmask::getAll(), 978 /* 110 */ LaneBitmask(0x000000000000000C), LaneBitmask(0x00000000000000C0), LaneBitmask(0x0000000000000C00), LaneBitmask::getAll(), 979 /* 114 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask(0x0000000000000400), LaneBitmask(0x0000000000000800), LaneBitmask(0x0000000000004000), LaneBitmask(0x0000000000008000), LaneBitmask::getAll(), 980 /* 123 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask(0x0000000000000400), LaneBitmask(0x0000000000000800), LaneBitmask(0x000000000000C000), LaneBitmask::getAll(), 981 /* 131 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask(0x0000000000000C00), LaneBitmask(0x000000000000C000), LaneBitmask::getAll(), 982 /* 138 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x00000000000000C0), LaneBitmask(0x0000000000000C00), LaneBitmask(0x000000000000C000), LaneBitmask::getAll(), 983 /* 144 */ LaneBitmask(0x000000000000000C), LaneBitmask(0x00000000000000C0), LaneBitmask(0x0000000000000C00), LaneBitmask(0x000000000000C000), LaneBitmask::getAll(), 984 /* 149 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask(0x0000000000000100), LaneBitmask(0x0000000000000200), LaneBitmask(0x0000000000000400), LaneBitmask(0x0000000000000800), LaneBitmask(0x0000000000001000), LaneBitmask(0x0000000000002000), LaneBitmask(0x0000000000004000), LaneBitmask(0x0000000000008000), LaneBitmask(0x0000000000010000), LaneBitmask(0x0000000000020000), LaneBitmask::getAll(), 985 /* 166 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask(0x0000000000000100), LaneBitmask(0x0000000000000200), LaneBitmask(0x0000000000000400), LaneBitmask(0x0000000000000800), LaneBitmask(0x0000000000001000), LaneBitmask(0x0000000000002000), LaneBitmask(0x000000000000C000), LaneBitmask(0x0000000000030000), LaneBitmask::getAll(), 986 /* 181 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask(0x0000000000000100), LaneBitmask(0x0000000000000200), LaneBitmask(0x0000000000000C00), LaneBitmask(0x0000000000003000), LaneBitmask(0x000000000000C000), LaneBitmask(0x0000000000030000), LaneBitmask::getAll(), 987 /* 194 */ LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x00000000000000C0), LaneBitmask(0x0000000000000300), LaneBitmask(0x0000000000000C00), LaneBitmask(0x0000000000003000), LaneBitmask(0x000000000000C000), LaneBitmask(0x0000000000030000), LaneBitmask::getAll(), 988 /* 205 */ LaneBitmask(0x000000000000000C), LaneBitmask(0x0000000000000030), LaneBitmask(0x00000000000000C0), LaneBitmask(0x0000000000000300), LaneBitmask(0x0000000000000C00), LaneBitmask(0x0000000000003000), LaneBitmask(0x000000000000C000), LaneBitmask(0x0000000000030000), LaneBitmask::getAll(), 989}; 990 991extern const uint16_t ARMSubRegIdxLists[] = { 992 /* 0 */ 1, 2, 0, 993 /* 3 */ 1, 17, 18, 2, 0, 994 /* 8 */ 1, 3, 0, 995 /* 11 */ 1, 17, 18, 3, 0, 996 /* 16 */ 9, 10, 0, 997 /* 19 */ 17, 18, 0, 998 /* 22 */ 1, 17, 18, 2, 19, 20, 0, 999 /* 29 */ 1, 17, 18, 3, 21, 22, 0, 1000 /* 36 */ 1, 2, 3, 13, 33, 37, 0, 1001 /* 43 */ 1, 17, 18, 2, 3, 13, 33, 37, 0, 1002 /* 52 */ 1, 17, 18, 2, 19, 20, 3, 13, 33, 37, 0, 1003 /* 63 */ 1, 17, 18, 2, 19, 20, 3, 21, 22, 13, 33, 37, 0, 1004 /* 76 */ 13, 1, 2, 14, 3, 4, 33, 34, 35, 36, 37, 0, 1005 /* 88 */ 13, 1, 17, 18, 2, 19, 20, 14, 3, 4, 33, 34, 35, 36, 37, 0, 1006 /* 104 */ 1, 2, 3, 4, 13, 14, 33, 34, 35, 36, 37, 0, 1007 /* 116 */ 1, 17, 18, 2, 3, 4, 13, 14, 33, 34, 35, 36, 37, 0, 1008 /* 130 */ 1, 17, 18, 2, 19, 20, 3, 21, 22, 4, 13, 14, 33, 34, 35, 36, 37, 0, 1009 /* 148 */ 1, 17, 18, 2, 19, 20, 3, 21, 22, 4, 23, 24, 13, 14, 33, 34, 35, 36, 37, 0, 1010 /* 168 */ 13, 1, 17, 18, 2, 19, 20, 14, 3, 21, 22, 4, 23, 24, 33, 34, 35, 36, 37, 0, 1011 /* 188 */ 1, 3, 5, 33, 43, 0, 1012 /* 194 */ 1, 17, 18, 3, 5, 33, 43, 0, 1013 /* 202 */ 1, 17, 18, 3, 21, 22, 5, 33, 43, 0, 1014 /* 212 */ 1, 17, 18, 3, 21, 22, 5, 25, 26, 33, 43, 0, 1015 /* 224 */ 1, 3, 5, 7, 33, 38, 43, 45, 51, 0, 1016 /* 234 */ 1, 17, 18, 3, 5, 7, 33, 38, 43, 45, 51, 0, 1017 /* 246 */ 1, 17, 18, 3, 21, 22, 5, 7, 33, 38, 43, 45, 51, 0, 1018 /* 260 */ 1, 17, 18, 3, 21, 22, 5, 25, 26, 7, 33, 38, 43, 45, 51, 0, 1019 /* 276 */ 1, 17, 18, 3, 21, 22, 5, 25, 26, 7, 29, 30, 33, 38, 43, 45, 51, 0, 1020 /* 294 */ 11, 13, 1, 2, 14, 3, 4, 33, 34, 35, 36, 37, 12, 15, 5, 6, 16, 7, 8, 51, 52, 53, 54, 55, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 56, 0, 1021 /* 333 */ 11, 13, 1, 17, 18, 2, 19, 20, 14, 3, 4, 33, 34, 35, 36, 37, 12, 15, 5, 6, 16, 7, 8, 51, 52, 53, 54, 55, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 56, 0, 1022 /* 376 */ 11, 13, 1, 17, 18, 2, 19, 20, 14, 3, 21, 22, 4, 23, 24, 33, 34, 35, 36, 37, 12, 15, 5, 6, 16, 7, 8, 51, 52, 53, 54, 55, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 56, 0, 1023 /* 423 */ 11, 13, 1, 17, 18, 2, 19, 20, 14, 3, 21, 22, 4, 23, 24, 33, 34, 35, 36, 37, 12, 15, 5, 25, 26, 6, 27, 28, 16, 7, 8, 51, 52, 53, 54, 55, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 56, 0, 1024 /* 474 */ 11, 13, 1, 17, 18, 2, 19, 20, 14, 3, 21, 22, 4, 23, 24, 33, 34, 35, 36, 37, 12, 15, 5, 25, 26, 6, 27, 28, 16, 7, 29, 30, 8, 31, 32, 51, 52, 53, 54, 55, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 56, 0, 1025}; 1026 1027extern const MCRegisterInfo::SubRegCoveredBits ARMSubRegIdxRanges[] = { 1028 { 65535, 65535 }, 1029 { 0, 64 }, // dsub_0 1030 { 64, 64 }, // dsub_1 1031 { 128, 64 }, // dsub_2 1032 { 192, 64 }, // dsub_3 1033 { 256, 64 }, // dsub_4 1034 { 320, 64 }, // dsub_5 1035 { 384, 64 }, // dsub_6 1036 { 448, 64 }, // dsub_7 1037 { 0, 32 }, // gsub_0 1038 { 32, 32 }, // gsub_1 1039 { 0, 256 }, // qqsub_0 1040 { 256, 256 }, // qqsub_1 1041 { 0, 128 }, // qsub_0 1042 { 128, 128 }, // qsub_1 1043 { 256, 128 }, // qsub_2 1044 { 384, 128 }, // qsub_3 1045 { 0, 32 }, // ssub_0 1046 { 32, 32 }, // ssub_1 1047 { 64, 32 }, // ssub_2 1048 { 96, 32 }, // ssub_3 1049 { 128, 32 }, // ssub_4 1050 { 160, 32 }, // ssub_5 1051 { 192, 32 }, // ssub_6 1052 { 224, 32 }, // ssub_7 1053 { 256, 32 }, // ssub_8 1054 { 288, 32 }, // ssub_9 1055 { 320, 32 }, // ssub_10 1056 { 352, 32 }, // ssub_11 1057 { 384, 32 }, // ssub_12 1058 { 416, 32 }, // ssub_13 1059 { 448, 32 }, // ssub_14 1060 { 480, 32 }, // ssub_15 1061 { 65535, 128 }, // ssub_0_ssub_1_ssub_4_ssub_5 1062 { 0, 192 }, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 1063 { 65535, 128 }, // ssub_2_ssub_3_ssub_6_ssub_7 1064 { 64, 192 }, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 1065 { 64, 128 }, // ssub_2_ssub_3_ssub_4_ssub_5 1066 { 65535, 192 }, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 1067 { 65535, 256 }, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 1068 { 65535, 192 }, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 1069 { 65535, 256 }, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 1070 { 64, 256 }, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 1071 { 65535, 128 }, // ssub_4_ssub_5_ssub_8_ssub_9 1072 { 128, 192 }, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 1073 { 65535, 192 }, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 1074 { 65535, 128 }, // ssub_6_ssub_7_dsub_5 1075 { 192, 192 }, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 1076 { 65535, 192 }, // ssub_6_ssub_7_dsub_5_dsub_7 1077 { 192, 128 }, // ssub_6_ssub_7_ssub_8_ssub_9 1078 { 192, 256 }, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 1079 { 65535, 128 }, // ssub_8_ssub_9_ssub_12_ssub_13 1080 { 256, 192 }, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 1081 { 65535, 128 }, // dsub_5_dsub_7 1082 { 320, 192 }, // dsub_5_ssub_12_ssub_13_dsub_7 1083 { 320, 128 }, // dsub_5_ssub_12_ssub_13 1084 { 128, 256 }, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 1085}; 1086 1087extern const char ARMRegStrings[] = { 1088 /* 0 */ 'D', '4', '_', 'D', '6', '_', 'D', '8', '_', 'D', '1', '0', 0, 1089 /* 13 */ 'D', '7', '_', 'D', '8', '_', 'D', '9', '_', 'D', '1', '0', 0, 1090 /* 26 */ 'Q', '7', '_', 'Q', '8', '_', 'Q', '9', '_', 'Q', '1', '0', 0, 1091 /* 39 */ 'R', '1', '0', 0, 1092 /* 43 */ 'S', '1', '0', 0, 1093 /* 47 */ 'D', '1', '4', '_', 'D', '1', '6', '_', 'D', '1', '8', '_', 'D', '2', '0', 0, 1094 /* 63 */ 'D', '1', '7', '_', 'D', '1', '8', '_', 'D', '1', '9', '_', 'D', '2', '0', 0, 1095 /* 79 */ 'S', '2', '0', 0, 1096 /* 83 */ 'D', '2', '4', '_', 'D', '2', '6', '_', 'D', '2', '8', '_', 'D', '3', '0', 0, 1097 /* 99 */ 'D', '2', '7', '_', 'D', '2', '8', '_', 'D', '2', '9', '_', 'D', '3', '0', 0, 1098 /* 115 */ 'S', '3', '0', 0, 1099 /* 119 */ 'D', '0', 0, 1100 /* 122 */ 'P', '0', 0, 1101 /* 125 */ 'Q', '0', 0, 1102 /* 128 */ 'M', 'V', 'F', 'R', '0', 0, 1103 /* 134 */ 'S', '0', 0, 1104 /* 137 */ 'D', '9', '_', 'D', '1', '0', '_', 'D', '1', '1', 0, 1105 /* 148 */ 'D', '5', '_', 'D', '7', '_', 'D', '9', '_', 'D', '1', '1', 0, 1106 /* 161 */ 'Q', '8', '_', 'Q', '9', '_', 'Q', '1', '0', '_', 'Q', '1', '1', 0, 1107 /* 175 */ 'R', '1', '0', '_', 'R', '1', '1', 0, 1108 /* 183 */ 'S', '1', '1', 0, 1109 /* 187 */ 'D', '1', '9', '_', 'D', '2', '0', '_', 'D', '2', '1', 0, 1110 /* 199 */ 'D', '1', '5', '_', 'D', '1', '7', '_', 'D', '1', '9', '_', 'D', '2', '1', 0, 1111 /* 215 */ 'S', '2', '1', 0, 1112 /* 219 */ 'D', '2', '9', '_', 'D', '3', '0', '_', 'D', '3', '1', 0, 1113 /* 231 */ 'D', '2', '5', '_', 'D', '2', '7', '_', 'D', '2', '9', '_', 'D', '3', '1', 0, 1114 /* 247 */ 'S', '3', '1', 0, 1115 /* 251 */ 'D', '1', 0, 1116 /* 254 */ 'Q', '0', '_', 'Q', '1', 0, 1117 /* 260 */ 'M', 'V', 'F', 'R', '1', 0, 1118 /* 266 */ 'R', '0', '_', 'R', '1', 0, 1119 /* 272 */ 'S', '1', 0, 1120 /* 275 */ 'D', '6', '_', 'D', '8', '_', 'D', '1', '0', '_', 'D', '1', '2', 0, 1121 /* 289 */ 'D', '9', '_', 'D', '1', '0', '_', 'D', '1', '1', '_', 'D', '1', '2', 0, 1122 /* 304 */ 'Q', '9', '_', 'Q', '1', '0', '_', 'Q', '1', '1', '_', 'Q', '1', '2', 0, 1123 /* 319 */ 'R', '1', '2', 0, 1124 /* 323 */ 'S', '1', '2', 0, 1125 /* 327 */ 'D', '1', '6', '_', 'D', '1', '8', '_', 'D', '2', '0', '_', 'D', '2', '2', 0, 1126 /* 343 */ 'D', '1', '9', '_', 'D', '2', '0', '_', 'D', '2', '1', '_', 'D', '2', '2', 0, 1127 /* 359 */ 'S', '2', '2', 0, 1128 /* 363 */ 'D', '0', '_', 'D', '2', 0, 1129 /* 369 */ 'D', '0', '_', 'D', '1', '_', 'D', '2', 0, 1130 /* 378 */ 'Q', '1', '_', 'Q', '2', 0, 1131 /* 384 */ 'M', 'V', 'F', 'R', '2', 0, 1132 /* 390 */ 'S', '2', 0, 1133 /* 393 */ 'F', 'P', 'I', 'N', 'S', 'T', '2', 0, 1134 /* 401 */ 'D', '7', '_', 'D', '9', '_', 'D', '1', '1', '_', 'D', '1', '3', 0, 1135 /* 415 */ 'D', '1', '1', '_', 'D', '1', '2', '_', 'D', '1', '3', 0, 1136 /* 427 */ 'Q', '1', '0', '_', 'Q', '1', '1', '_', 'Q', '1', '2', '_', 'Q', '1', '3', 0, 1137 /* 443 */ 'S', '1', '3', 0, 1138 /* 447 */ 'D', '1', '7', '_', 'D', '1', '9', '_', 'D', '2', '1', '_', 'D', '2', '3', 0, 1139 /* 463 */ 'D', '2', '1', '_', 'D', '2', '2', '_', 'D', '2', '3', 0, 1140 /* 475 */ 'S', '2', '3', 0, 1141 /* 479 */ 'D', '1', '_', 'D', '3', 0, 1142 /* 485 */ 'D', '1', '_', 'D', '2', '_', 'D', '3', 0, 1143 /* 494 */ 'Q', '0', '_', 'Q', '1', '_', 'Q', '2', '_', 'Q', '3', 0, 1144 /* 506 */ 'R', '2', '_', 'R', '3', 0, 1145 /* 512 */ 'S', '3', 0, 1146 /* 515 */ 'D', '8', '_', 'D', '1', '0', '_', 'D', '1', '2', '_', 'D', '1', '4', 0, 1147 /* 530 */ 'D', '1', '1', '_', 'D', '1', '2', '_', 'D', '1', '3', '_', 'D', '1', '4', 0, 1148 /* 546 */ 'Q', '1', '1', '_', 'Q', '1', '2', '_', 'Q', '1', '3', '_', 'Q', '1', '4', 0, 1149 /* 562 */ 'S', '1', '4', 0, 1150 /* 566 */ 'D', '1', '8', '_', 'D', '2', '0', '_', 'D', '2', '2', '_', 'D', '2', '4', 0, 1151 /* 582 */ 'D', '2', '1', '_', 'D', '2', '2', '_', 'D', '2', '3', '_', 'D', '2', '4', 0, 1152 /* 598 */ 'S', '2', '4', 0, 1153 /* 602 */ 'D', '0', '_', 'D', '2', '_', 'D', '4', 0, 1154 /* 611 */ 'D', '1', '_', 'D', '2', '_', 'D', '3', '_', 'D', '4', 0, 1155 /* 623 */ 'Q', '1', '_', 'Q', '2', '_', 'Q', '3', '_', 'Q', '4', 0, 1156 /* 635 */ 'R', '4', 0, 1157 /* 638 */ 'S', '4', 0, 1158 /* 641 */ 'D', '9', '_', 'D', '1', '1', '_', 'D', '1', '3', '_', 'D', '1', '5', 0, 1159 /* 656 */ 'D', '1', '3', '_', 'D', '1', '4', '_', 'D', '1', '5', 0, 1160 /* 668 */ 'Q', '1', '2', '_', 'Q', '1', '3', '_', 'Q', '1', '4', '_', 'Q', '1', '5', 0, 1161 /* 684 */ 'S', '1', '5', 0, 1162 /* 688 */ 'D', '1', '9', '_', 'D', '2', '1', '_', 'D', '2', '3', '_', 'D', '2', '5', 0, 1163 /* 704 */ 'D', '2', '3', '_', 'D', '2', '4', '_', 'D', '2', '5', 0, 1164 /* 716 */ 'S', '2', '5', 0, 1165 /* 720 */ 'D', '1', '_', 'D', '3', '_', 'D', '5', 0, 1166 /* 729 */ 'D', '3', '_', 'D', '4', '_', 'D', '5', 0, 1167 /* 738 */ 'Q', '2', '_', 'Q', '3', '_', 'Q', '4', '_', 'Q', '5', 0, 1168 /* 750 */ 'R', '4', '_', 'R', '5', 0, 1169 /* 756 */ 'S', '5', 0, 1170 /* 759 */ 'D', '1', '0', '_', 'D', '1', '2', '_', 'D', '1', '4', '_', 'D', '1', '6', 0, 1171 /* 775 */ 'D', '1', '3', '_', 'D', '1', '4', '_', 'D', '1', '5', '_', 'D', '1', '6', 0, 1172 /* 791 */ 'S', '1', '6', 0, 1173 /* 795 */ 'D', '2', '0', '_', 'D', '2', '2', '_', 'D', '2', '4', '_', 'D', '2', '6', 0, 1174 /* 811 */ 'D', '2', '3', '_', 'D', '2', '4', '_', 'D', '2', '5', '_', 'D', '2', '6', 0, 1175 /* 827 */ 'S', '2', '6', 0, 1176 /* 831 */ 'D', '0', '_', 'D', '2', '_', 'D', '4', '_', 'D', '6', 0, 1177 /* 843 */ 'D', '3', '_', 'D', '4', '_', 'D', '5', '_', 'D', '6', 0, 1178 /* 855 */ 'Q', '3', '_', 'Q', '4', '_', 'Q', '5', '_', 'Q', '6', 0, 1179 /* 867 */ 'R', '6', 0, 1180 /* 870 */ 'S', '6', 0, 1181 /* 873 */ 'D', '1', '1', '_', 'D', '1', '3', '_', 'D', '1', '5', '_', 'D', '1', '7', 0, 1182 /* 889 */ 'D', '1', '5', '_', 'D', '1', '6', '_', 'D', '1', '7', 0, 1183 /* 901 */ 'S', '1', '7', 0, 1184 /* 905 */ 'D', '2', '1', '_', 'D', '2', '3', '_', 'D', '2', '5', '_', 'D', '2', '7', 0, 1185 /* 921 */ 'D', '2', '5', '_', 'D', '2', '6', '_', 'D', '2', '7', 0, 1186 /* 933 */ 'S', '2', '7', 0, 1187 /* 937 */ 'D', '1', '_', 'D', '3', '_', 'D', '5', '_', 'D', '7', 0, 1188 /* 949 */ 'D', '5', '_', 'D', '6', '_', 'D', '7', 0, 1189 /* 958 */ 'Q', '4', '_', 'Q', '5', '_', 'Q', '6', '_', 'Q', '7', 0, 1190 /* 970 */ 'R', '6', '_', 'R', '7', 0, 1191 /* 976 */ 'S', '7', 0, 1192 /* 979 */ 'D', '1', '2', '_', 'D', '1', '4', '_', 'D', '1', '6', '_', 'D', '1', '8', 0, 1193 /* 995 */ 'D', '1', '5', '_', 'D', '1', '6', '_', 'D', '1', '7', '_', 'D', '1', '8', 0, 1194 /* 1011 */ 'S', '1', '8', 0, 1195 /* 1015 */ 'D', '2', '2', '_', 'D', '2', '4', '_', 'D', '2', '6', '_', 'D', '2', '8', 0, 1196 /* 1031 */ 'D', '2', '5', '_', 'D', '2', '6', '_', 'D', '2', '7', '_', 'D', '2', '8', 0, 1197 /* 1047 */ 'S', '2', '8', 0, 1198 /* 1051 */ 'D', '2', '_', 'D', '4', '_', 'D', '6', '_', 'D', '8', 0, 1199 /* 1063 */ 'D', '5', '_', 'D', '6', '_', 'D', '7', '_', 'D', '8', 0, 1200 /* 1075 */ 'Q', '5', '_', 'Q', '6', '_', 'Q', '7', '_', 'Q', '8', 0, 1201 /* 1087 */ 'R', '8', 0, 1202 /* 1090 */ 'S', '8', 0, 1203 /* 1093 */ 'D', '1', '3', '_', 'D', '1', '5', '_', 'D', '1', '7', '_', 'D', '1', '9', 0, 1204 /* 1109 */ 'D', '1', '7', '_', 'D', '1', '8', '_', 'D', '1', '9', 0, 1205 /* 1121 */ 'S', '1', '9', 0, 1206 /* 1125 */ 'D', '2', '3', '_', 'D', '2', '5', '_', 'D', '2', '7', '_', 'D', '2', '9', 0, 1207 /* 1141 */ 'D', '2', '7', '_', 'D', '2', '8', '_', 'D', '2', '9', 0, 1208 /* 1153 */ 'S', '2', '9', 0, 1209 /* 1157 */ 'D', '3', '_', 'D', '5', '_', 'D', '7', '_', 'D', '9', 0, 1210 /* 1169 */ 'D', '7', '_', 'D', '8', '_', 'D', '9', 0, 1211 /* 1178 */ 'Q', '6', '_', 'Q', '7', '_', 'Q', '8', '_', 'Q', '9', 0, 1212 /* 1190 */ 'R', '8', '_', 'R', '9', 0, 1213 /* 1196 */ 'S', '9', 0, 1214 /* 1199 */ 'P', 'C', 0, 1215 /* 1202 */ 'F', 'P', 'S', 'C', 'R', '_', 'N', 'Z', 'C', 'V', 'Q', 'C', 0, 1216 /* 1215 */ 'F', 'P', 'E', 'X', 'C', 0, 1217 /* 1221 */ 'F', 'P', 'S', 'I', 'D', 0, 1218 /* 1227 */ 'R', 'A', '_', 'A', 'U', 'T', 'H', '_', 'C', 'O', 'D', 'E', 0, 1219 /* 1240 */ 'I', 'T', 'S', 'T', 'A', 'T', 'E', 0, 1220 /* 1248 */ 'R', '1', '2', '_', 'S', 'P', 0, 1221 /* 1255 */ 'F', 'P', 'S', 'C', 'R', 0, 1222 /* 1261 */ 'L', 'R', 0, 1223 /* 1264 */ 'V', 'P', 'R', 0, 1224 /* 1268 */ 'A', 'P', 'S', 'R', 0, 1225 /* 1273 */ 'C', 'P', 'S', 'R', 0, 1226 /* 1278 */ 'S', 'P', 'S', 'R', 0, 1227 /* 1283 */ 'Z', 'R', 0, 1228 /* 1286 */ 'F', 'P', 'C', 'X', 'T', 'N', 'S', 0, 1229 /* 1294 */ 'F', 'P', 'C', 'X', 'T', 'S', 0, 1230 /* 1301 */ 'F', 'P', 'I', 'N', 'S', 'T', 0, 1231 /* 1308 */ 'F', 'P', 'S', 'C', 'R', '_', 'N', 'Z', 'C', 'V', 0, 1232 /* 1319 */ 'A', 'P', 'S', 'R', '_', 'N', 'Z', 'C', 'V', 0, 1233 0 1234}; 1235 1236extern const MCRegisterDesc ARMRegDesc[] = { // Descriptors 1237 { 12, 0, 0, 0, 0, 0 }, 1238 { 1268, 16, 16, 2, 66865, 0 }, 1239 { 1319, 16, 16, 2, 66865, 0 }, 1240 { 1273, 16, 16, 2, 66865, 0 }, 1241 { 1286, 16, 16, 2, 66865, 0 }, 1242 { 1294, 16, 16, 2, 66865, 0 }, 1243 { 1215, 16, 16, 2, 66865, 0 }, 1244 { 1301, 16, 16, 2, 66865, 0 }, 1245 { 1255, 16, 16, 2, 17616, 0 }, 1246 { 1308, 16, 16, 2, 17616, 0 }, 1247 { 1202, 16, 16, 2, 66833, 0 }, 1248 { 1221, 16, 16, 2, 66833, 0 }, 1249 { 1240, 16, 16, 2, 66833, 0 }, 1250 { 1261, 16, 16, 2, 66833, 0 }, 1251 { 1199, 16, 16, 2, 66833, 0 }, 1252 { 1227, 16, 16, 2, 66833, 0 }, 1253 { 1252, 16, 1521, 2, 66833, 0 }, 1254 { 1278, 16, 16, 2, 66833, 0 }, 1255 { 1264, 16, 16, 2, 66833, 0 }, 1256 { 1283, 16, 16, 2, 66833, 0 }, 1257 { 119, 350, 4008, 19, 13202, 8 }, 1258 { 251, 357, 2474, 19, 13202, 8 }, 1259 { 366, 364, 3957, 19, 13202, 8 }, 1260 { 482, 378, 3845, 19, 13202, 8 }, 1261 { 608, 392, 3893, 19, 13202, 8 }, 1262 { 726, 406, 3724, 19, 13202, 8 }, 1263 { 840, 420, 3780, 19, 13202, 8 }, 1264 { 946, 434, 3599, 19, 13202, 8 }, 1265 { 1060, 448, 3659, 19, 13202, 8 }, 1266 { 1166, 462, 3479, 19, 13202, 8 }, 1267 { 9, 476, 3539, 19, 13202, 8 }, 1268 { 144, 490, 3359, 19, 13202, 8 }, 1269 { 285, 504, 3419, 19, 13202, 8 }, 1270 { 411, 518, 3239, 19, 13202, 8 }, 1271 { 526, 532, 3299, 19, 13202, 8 }, 1272 { 652, 546, 3144, 19, 13202, 8 }, 1273 { 771, 16, 3203, 2, 17713, 0 }, 1274 { 885, 16, 3073, 2, 17713, 0 }, 1275 { 991, 16, 3108, 2, 17713, 0 }, 1276 { 1105, 16, 3003, 2, 17713, 0 }, 1277 { 59, 16, 3038, 2, 17713, 0 }, 1278 { 195, 16, 2933, 2, 17713, 0 }, 1279 { 339, 16, 2968, 2, 17713, 0 }, 1280 { 459, 16, 2863, 2, 17713, 0 }, 1281 { 578, 16, 2898, 2, 17713, 0 }, 1282 { 700, 16, 2792, 2, 17713, 0 }, 1283 { 807, 16, 2832, 2, 17713, 0 }, 1284 { 917, 16, 2358, 2, 17713, 0 }, 1285 { 1027, 16, 2406, 2, 17713, 0 }, 1286 { 1137, 16, 2379, 2, 17713, 0 }, 1287 { 95, 16, 2424, 2, 17713, 0 }, 1288 { 227, 16, 2784, 2, 17713, 0 }, 1289 { 393, 16, 16, 2, 17713, 0 }, 1290 { 128, 16, 16, 2, 17713, 0 }, 1291 { 260, 16, 16, 2, 17713, 0 }, 1292 { 384, 16, 16, 2, 17713, 0 }, 1293 { 122, 16, 16, 2, 17713, 0 }, 1294 { 125, 353, 1109, 22, 2196, 11 }, 1295 { 257, 374, 775, 22, 2196, 11 }, 1296 { 381, 402, 314, 22, 2196, 11 }, 1297 { 503, 430, 244, 22, 2196, 11 }, 1298 { 632, 458, 234, 22, 2196, 11 }, 1299 { 747, 486, 224, 22, 2196, 11 }, 1300 { 864, 514, 214, 22, 2196, 11 }, 1301 { 967, 542, 204, 22, 2196, 11 }, 1302 { 1084, 804, 194, 0, 12818, 20 }, 1303 { 1187, 807, 184, 0, 12818, 20 }, 1304 { 35, 810, 174, 0, 12818, 20 }, 1305 { 171, 813, 164, 0, 12818, 20 }, 1306 { 315, 816, 154, 0, 12818, 20 }, 1307 { 439, 819, 591, 0, 12818, 20 }, 1308 { 558, 822, 2442, 0, 12818, 20 }, 1309 { 680, 825, 1103, 0, 12818, 20 }, 1310 { 131, 16, 1368, 2, 66833, 0 }, 1311 { 263, 16, 1366, 2, 66833, 0 }, 1312 { 387, 16, 1366, 2, 66833, 0 }, 1313 { 509, 16, 1364, 2, 66833, 0 }, 1314 { 635, 16, 1364, 2, 66833, 0 }, 1315 { 753, 16, 1362, 2, 66833, 0 }, 1316 { 867, 16, 1362, 2, 66833, 0 }, 1317 { 973, 16, 1360, 2, 66833, 0 }, 1318 { 1087, 16, 1360, 2, 66833, 0 }, 1319 { 1193, 16, 1358, 2, 66833, 0 }, 1320 { 39, 16, 1358, 2, 66833, 0 }, 1321 { 179, 16, 1356, 2, 66833, 0 }, 1322 { 319, 16, 1356, 2, 66833, 0 }, 1323 { 134, 16, 4016, 2, 65345, 0 }, 1324 { 272, 16, 4007, 2, 65345, 0 }, 1325 { 390, 16, 2485, 2, 65345, 0 }, 1326 { 512, 16, 2473, 2, 65345, 0 }, 1327 { 638, 16, 3974, 2, 65345, 0 }, 1328 { 756, 16, 3956, 2, 65345, 0 }, 1329 { 870, 16, 3863, 2, 65345, 0 }, 1330 { 976, 16, 3844, 2, 65345, 0 }, 1331 { 1090, 16, 3914, 2, 65345, 0 }, 1332 { 1196, 16, 3892, 2, 65345, 0 }, 1333 { 43, 16, 3745, 2, 65345, 0 }, 1334 { 183, 16, 3723, 2, 65345, 0 }, 1335 { 323, 16, 3803, 2, 65345, 0 }, 1336 { 443, 16, 3779, 2, 65345, 0 }, 1337 { 562, 16, 3622, 2, 65345, 0 }, 1338 { 684, 16, 3598, 2, 65345, 0 }, 1339 { 791, 16, 3682, 2, 65345, 0 }, 1340 { 901, 16, 3658, 2, 65345, 0 }, 1341 { 1011, 16, 3502, 2, 65345, 0 }, 1342 { 1121, 16, 3478, 2, 65345, 0 }, 1343 { 79, 16, 3562, 2, 65345, 0 }, 1344 { 215, 16, 3538, 2, 65345, 0 }, 1345 { 359, 16, 3382, 2, 65345, 0 }, 1346 { 475, 16, 3358, 2, 65345, 0 }, 1347 { 598, 16, 3442, 2, 65345, 0 }, 1348 { 716, 16, 3418, 2, 65345, 0 }, 1349 { 827, 16, 3262, 2, 65345, 0 }, 1350 { 933, 16, 3238, 2, 65345, 0 }, 1351 { 1047, 16, 3322, 2, 65345, 0 }, 1352 { 1153, 16, 3298, 2, 65345, 0 }, 1353 { 115, 16, 3167, 2, 65345, 0 }, 1354 { 247, 16, 3143, 2, 65345, 0 }, 1355 { 363, 367, 4010, 29, 5426, 23 }, 1356 { 479, 381, 2497, 29, 5426, 23 }, 1357 { 605, 395, 3992, 29, 5426, 23 }, 1358 { 723, 409, 3882, 29, 5426, 23 }, 1359 { 837, 423, 3936, 29, 5426, 23 }, 1360 { 943, 437, 3767, 29, 5426, 23 }, 1361 { 1057, 451, 3827, 29, 5426, 23 }, 1362 { 1163, 465, 3646, 29, 5426, 23 }, 1363 { 6, 479, 3706, 29, 5426, 23 }, 1364 { 154, 493, 3526, 29, 5426, 23 }, 1365 { 281, 507, 3586, 29, 5426, 23 }, 1366 { 407, 521, 3406, 29, 5426, 23 }, 1367 { 522, 535, 3466, 29, 5426, 23 }, 1368 { 648, 549, 3286, 29, 5426, 23 }, 1369 { 767, 3948, 3346, 11, 17554, 35 }, 1370 { 881, 3839, 3191, 11, 13474, 35 }, 1371 { 987, 1077, 3226, 8, 17281, 39 }, 1372 { 1101, 1077, 3096, 8, 17281, 39 }, 1373 { 55, 1077, 3131, 8, 17281, 39 }, 1374 { 207, 1077, 3026, 8, 17281, 39 }, 1375 { 335, 1077, 3061, 8, 17281, 39 }, 1376 { 455, 1077, 2956, 8, 17281, 39 }, 1377 { 574, 1077, 2991, 8, 17281, 39 }, 1378 { 696, 1077, 2886, 8, 17281, 39 }, 1379 { 803, 1077, 2921, 8, 17281, 39 }, 1380 { 913, 1077, 2815, 8, 17281, 39 }, 1381 { 1023, 1077, 2853, 8, 17281, 39 }, 1382 { 1133, 1077, 2396, 8, 17281, 39 }, 1383 { 91, 1077, 2435, 8, 17281, 39 }, 1384 { 239, 1077, 2786, 8, 17281, 39 }, 1385 { 254, 1336, 1111, 168, 1044, 57 }, 1386 { 378, 1316, 347, 168, 1044, 57 }, 1387 { 500, 1296, 142, 168, 1044, 57 }, 1388 { 629, 1276, 142, 168, 1044, 57 }, 1389 { 744, 1256, 142, 168, 1044, 57 }, 1390 { 861, 1236, 142, 168, 1044, 57 }, 1391 { 964, 1216, 142, 168, 1044, 57 }, 1392 { 1081, 1200, 142, 88, 1456, 74 }, 1393 { 1184, 1188, 142, 76, 2114, 87 }, 1394 { 32, 1176, 142, 76, 2114, 87 }, 1395 { 167, 1164, 142, 76, 2114, 87 }, 1396 { 311, 1152, 142, 76, 2114, 87 }, 1397 { 435, 1140, 142, 76, 2114, 87 }, 1398 { 554, 1128, 344, 76, 2114, 87 }, 1399 { 676, 1116, 1105, 76, 2114, 87 }, 1400 { 494, 2151, 16, 474, 4, 149 }, 1401 { 623, 2096, 16, 474, 4, 149 }, 1402 { 738, 2041, 16, 474, 4, 149 }, 1403 { 855, 1986, 16, 474, 4, 149 }, 1404 { 958, 1931, 16, 474, 4, 149 }, 1405 { 1075, 1880, 16, 423, 272, 166 }, 1406 { 1178, 1833, 16, 376, 512, 181 }, 1407 { 26, 1790, 16, 333, 720, 194 }, 1408 { 161, 1751, 16, 294, 1186, 205 }, 1409 { 304, 1712, 16, 294, 1186, 205 }, 1410 { 427, 1673, 16, 294, 1186, 205 }, 1411 { 546, 1634, 16, 294, 1186, 205 }, 1412 { 668, 1595, 16, 294, 1186, 205 }, 1413 { 266, 783, 16, 16, 8946, 5 }, 1414 { 506, 786, 16, 16, 8946, 5 }, 1415 { 750, 789, 16, 16, 8946, 5 }, 1416 { 970, 792, 16, 16, 8946, 5 }, 1417 { 1190, 795, 16, 16, 8946, 5 }, 1418 { 175, 798, 16, 16, 8946, 5 }, 1419 { 1248, 4074, 16, 16, 17808, 2 }, 1420 { 369, 1508, 1110, 63, 1570, 28 }, 1421 { 485, 4164, 2506, 63, 1570, 28 }, 1422 { 614, 1495, 778, 63, 1570, 28 }, 1423 { 729, 4151, 770, 63, 1570, 28 }, 1424 { 846, 1482, 317, 63, 1570, 28 }, 1425 { 949, 4138, 660, 63, 1570, 28 }, 1426 { 1066, 1469, 308, 63, 1570, 28 }, 1427 { 1169, 4125, 654, 63, 1570, 28 }, 1428 { 16, 1456, 302, 63, 1570, 28 }, 1429 { 137, 4112, 648, 63, 1570, 28 }, 1430 { 292, 1443, 296, 63, 1570, 28 }, 1431 { 415, 4099, 642, 63, 1570, 28 }, 1432 { 534, 1430, 290, 63, 1570, 28 }, 1433 { 656, 4086, 636, 63, 1570, 28 }, 1434 { 779, 1419, 284, 52, 1680, 42 }, 1435 { 889, 4077, 630, 43, 1872, 48 }, 1436 { 999, 1412, 278, 36, 2401, 53 }, 1437 { 1109, 4067, 624, 36, 2401, 53 }, 1438 { 67, 1405, 272, 36, 2401, 53 }, 1439 { 187, 4060, 618, 36, 2401, 53 }, 1440 { 347, 1398, 266, 36, 2401, 53 }, 1441 { 463, 4053, 612, 36, 2401, 53 }, 1442 { 586, 1391, 260, 36, 2401, 53 }, 1443 { 704, 4046, 606, 36, 2401, 53 }, 1444 { 815, 1384, 254, 36, 2401, 53 }, 1445 { 921, 4039, 600, 36, 2401, 53 }, 1446 { 1035, 1377, 765, 36, 2401, 53 }, 1447 { 1141, 4032, 2450, 36, 2401, 53 }, 1448 { 103, 1370, 2469, 36, 2401, 53 }, 1449 { 219, 4025, 1104, 36, 2401, 53 }, 1450 { 602, 1023, 4013, 212, 5314, 92 }, 1451 { 720, 1011, 3953, 212, 5314, 92 }, 1452 { 834, 999, 4002, 212, 5314, 92 }, 1453 { 940, 987, 3909, 212, 5314, 92 }, 1454 { 1054, 975, 3909, 212, 5314, 92 }, 1455 { 1160, 963, 3798, 212, 5314, 92 }, 1456 { 3, 951, 3798, 212, 5314, 92 }, 1457 { 151, 939, 3677, 212, 5314, 92 }, 1458 { 278, 927, 3677, 212, 5314, 92 }, 1459 { 404, 915, 3557, 212, 5314, 92 }, 1460 { 518, 903, 3557, 212, 5314, 92 }, 1461 { 644, 891, 3437, 212, 5314, 92 }, 1462 { 763, 1067, 3437, 202, 17458, 99 }, 1463 { 877, 1057, 3317, 202, 13378, 99 }, 1464 { 983, 1049, 3317, 194, 14178, 105 }, 1465 { 1097, 1041, 3221, 194, 13650, 105 }, 1466 { 51, 1035, 3221, 188, 14001, 110 }, 1467 { 203, 1035, 3126, 188, 14001, 110 }, 1468 { 331, 1035, 3126, 188, 14001, 110 }, 1469 { 451, 1035, 3056, 188, 14001, 110 }, 1470 { 570, 1035, 3056, 188, 14001, 110 }, 1471 { 692, 1035, 2986, 188, 14001, 110 }, 1472 { 799, 1035, 2986, 188, 14001, 110 }, 1473 { 909, 1035, 2916, 188, 14001, 110 }, 1474 { 1019, 1035, 2916, 188, 14001, 110 }, 1475 { 1129, 1035, 2827, 188, 14001, 110 }, 1476 { 87, 1035, 2850, 188, 14001, 110 }, 1477 { 235, 1035, 2789, 188, 14001, 110 }, 1478 { 831, 2672, 4014, 276, 5170, 114 }, 1479 { 937, 2654, 3951, 276, 5170, 114 }, 1480 { 1051, 2636, 3951, 276, 5170, 114 }, 1481 { 1157, 2618, 3842, 276, 5170, 114 }, 1482 { 0, 2600, 3842, 276, 5170, 114 }, 1483 { 148, 2582, 3721, 276, 5170, 114 }, 1484 { 275, 2564, 3721, 276, 5170, 114 }, 1485 { 401, 2546, 3620, 276, 5170, 114 }, 1486 { 515, 2528, 3620, 276, 5170, 114 }, 1487 { 641, 2510, 3500, 276, 5170, 114 }, 1488 { 759, 2768, 3500, 260, 17330, 123 }, 1489 { 873, 2752, 3380, 260, 13250, 123 }, 1490 { 979, 2738, 3380, 246, 14066, 131 }, 1491 { 1093, 2724, 3260, 246, 13538, 131 }, 1492 { 47, 2712, 3260, 234, 13906, 138 }, 1493 { 199, 2700, 3165, 234, 13730, 138 }, 1494 { 327, 2690, 3165, 224, 13825, 144 }, 1495 { 447, 2690, 3094, 224, 13825, 144 }, 1496 { 566, 2690, 3094, 224, 13825, 144 }, 1497 { 688, 2690, 3024, 224, 13825, 144 }, 1498 { 795, 2690, 3024, 224, 13825, 144 }, 1499 { 905, 2690, 2954, 224, 13825, 144 }, 1500 { 1015, 2690, 2954, 224, 13825, 144 }, 1501 { 1125, 2690, 2851, 224, 13825, 144 }, 1502 { 83, 2690, 2851, 224, 13825, 144 }, 1503 { 231, 2690, 2790, 224, 13825, 144 }, 1504 { 372, 360, 2504, 22, 1956, 11 }, 1505 { 617, 388, 583, 22, 1956, 11 }, 1506 { 849, 416, 756, 22, 1956, 11 }, 1507 { 1069, 444, 747, 22, 1956, 11 }, 1508 { 19, 472, 738, 22, 1956, 11 }, 1509 { 296, 500, 729, 22, 1956, 11 }, 1510 { 538, 528, 720, 22, 1956, 11 }, 1511 { 783, 3718, 711, 3, 2336, 16 }, 1512 { 1003, 562, 702, 0, 8898, 20 }, 1513 { 71, 565, 693, 0, 8898, 20 }, 1514 { 351, 568, 684, 0, 8898, 20 }, 1515 { 590, 571, 675, 0, 8898, 20 }, 1516 { 819, 574, 666, 0, 8898, 20 }, 1517 { 1039, 577, 2455, 0, 8898, 20 }, 1518 { 107, 580, 2463, 0, 8898, 20 }, 1519 { 611, 2338, 2483, 148, 900, 57 }, 1520 { 843, 2318, 588, 148, 900, 57 }, 1521 { 1063, 2298, 588, 148, 900, 57 }, 1522 { 13, 2278, 588, 148, 900, 57 }, 1523 { 289, 2258, 588, 148, 900, 57 }, 1524 { 530, 2238, 588, 148, 900, 57 }, 1525 { 775, 2220, 588, 130, 1328, 66 }, 1526 { 995, 2206, 588, 116, 1776, 81 }, 1527 { 63, 1583, 588, 104, 2034, 87 }, 1528 { 343, 1571, 588, 104, 2034, 87 }, 1529 { 582, 1559, 588, 104, 2034, 87 }, 1530 { 811, 1547, 588, 104, 2034, 87 }, 1531 { 1031, 1535, 588, 104, 2034, 87 }, 1532 { 99, 1523, 2377, 104, 2034, 87 }, 1533}; 1534 1535extern const MCPhysReg ARMRegUnitRoots[][2] = { 1536 { ARM::APSR }, 1537 { ARM::APSR_NZCV }, 1538 { ARM::CPSR }, 1539 { ARM::FPCXTNS }, 1540 { ARM::FPCXTS }, 1541 { ARM::FPEXC }, 1542 { ARM::FPINST }, 1543 { ARM::FPSCR, ARM::FPSCR_NZCV }, 1544 { ARM::FPSCR_NZCVQC }, 1545 { ARM::FPSID }, 1546 { ARM::ITSTATE }, 1547 { ARM::LR }, 1548 { ARM::PC }, 1549 { ARM::RA_AUTH_CODE }, 1550 { ARM::SP }, 1551 { ARM::SPSR }, 1552 { ARM::VPR }, 1553 { ARM::ZR }, 1554 { ARM::S0 }, 1555 { ARM::S1 }, 1556 { ARM::S2 }, 1557 { ARM::S3 }, 1558 { ARM::S4 }, 1559 { ARM::S5 }, 1560 { ARM::S6 }, 1561 { ARM::S7 }, 1562 { ARM::S8 }, 1563 { ARM::S9 }, 1564 { ARM::S10 }, 1565 { ARM::S11 }, 1566 { ARM::S12 }, 1567 { ARM::S13 }, 1568 { ARM::S14 }, 1569 { ARM::S15 }, 1570 { ARM::S16 }, 1571 { ARM::S17 }, 1572 { ARM::S18 }, 1573 { ARM::S19 }, 1574 { ARM::S20 }, 1575 { ARM::S21 }, 1576 { ARM::S22 }, 1577 { ARM::S23 }, 1578 { ARM::S24 }, 1579 { ARM::S25 }, 1580 { ARM::S26 }, 1581 { ARM::S27 }, 1582 { ARM::S28 }, 1583 { ARM::S29 }, 1584 { ARM::S30 }, 1585 { ARM::S31 }, 1586 { ARM::D16 }, 1587 { ARM::D17 }, 1588 { ARM::D18 }, 1589 { ARM::D19 }, 1590 { ARM::D20 }, 1591 { ARM::D21 }, 1592 { ARM::D22 }, 1593 { ARM::D23 }, 1594 { ARM::D24 }, 1595 { ARM::D25 }, 1596 { ARM::D26 }, 1597 { ARM::D27 }, 1598 { ARM::D28 }, 1599 { ARM::D29 }, 1600 { ARM::D30 }, 1601 { ARM::D31 }, 1602 { ARM::FPINST2 }, 1603 { ARM::MVFR0 }, 1604 { ARM::MVFR1 }, 1605 { ARM::MVFR2 }, 1606 { ARM::P0 }, 1607 { ARM::R0 }, 1608 { ARM::R1 }, 1609 { ARM::R2 }, 1610 { ARM::R3 }, 1611 { ARM::R4 }, 1612 { ARM::R5 }, 1613 { ARM::R6 }, 1614 { ARM::R7 }, 1615 { ARM::R8 }, 1616 { ARM::R9 }, 1617 { ARM::R10 }, 1618 { ARM::R11 }, 1619 { ARM::R12 }, 1620}; 1621 1622namespace { // Register classes... 1623 // HPR Register Class... 1624 const MCPhysReg HPR[] = { 1625 ARM::S0, ARM::S1, ARM::S2, ARM::S3, ARM::S4, ARM::S5, ARM::S6, ARM::S7, ARM::S8, ARM::S9, ARM::S10, ARM::S11, ARM::S12, ARM::S13, ARM::S14, ARM::S15, ARM::S16, ARM::S17, ARM::S18, ARM::S19, ARM::S20, ARM::S21, ARM::S22, ARM::S23, ARM::S24, ARM::S25, ARM::S26, ARM::S27, ARM::S28, ARM::S29, ARM::S30, ARM::S31, 1626 }; 1627 1628 // HPR Bit set. 1629 const uint8_t HPRBits[] = { 1630 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0xff, 0xff, 0x3f, 1631 }; 1632 1633 // FPWithVPR Register Class... 1634 const MCPhysReg FPWithVPR[] = { 1635 ARM::S0, ARM::S1, ARM::S2, ARM::S3, ARM::S4, ARM::S5, ARM::S6, ARM::S7, ARM::S8, ARM::S9, ARM::S10, ARM::S11, ARM::S12, ARM::S13, ARM::S14, ARM::S15, ARM::S16, ARM::S17, ARM::S18, ARM::S19, ARM::S20, ARM::S21, ARM::S22, ARM::S23, ARM::S24, ARM::S25, ARM::S26, ARM::S27, ARM::S28, ARM::S29, ARM::S30, ARM::S31, ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, ARM::D8, ARM::D9, ARM::D10, ARM::D11, ARM::D12, ARM::D13, ARM::D14, ARM::D15, ARM::D16, ARM::D17, ARM::D18, ARM::D19, ARM::D20, ARM::D21, ARM::D22, ARM::D23, ARM::D24, ARM::D25, ARM::D26, ARM::D27, ARM::D28, ARM::D29, ARM::D30, ARM::D31, ARM::VPR, 1636 }; 1637 1638 // FPWithVPR Bit set. 1639 const uint8_t FPWithVPRBits[] = { 1640 0x00, 0x00, 0xf4, 0xff, 0xff, 0xff, 0x0f, 0x00, 0x00, 0x00, 0xc0, 0xff, 0xff, 0xff, 0x3f, 1641 }; 1642 1643 // SPR Register Class... 1644 const MCPhysReg SPR[] = { 1645 ARM::S0, ARM::S1, ARM::S2, ARM::S3, ARM::S4, ARM::S5, ARM::S6, ARM::S7, ARM::S8, ARM::S9, ARM::S10, ARM::S11, ARM::S12, ARM::S13, ARM::S14, ARM::S15, ARM::S16, ARM::S17, ARM::S18, ARM::S19, ARM::S20, ARM::S21, ARM::S22, ARM::S23, ARM::S24, ARM::S25, ARM::S26, ARM::S27, ARM::S28, ARM::S29, ARM::S30, ARM::S31, 1646 }; 1647 1648 // SPR Bit set. 1649 const uint8_t SPRBits[] = { 1650 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0xff, 0xff, 0x3f, 1651 }; 1652 1653 // FPWithVPR_with_ssub_0 Register Class... 1654 const MCPhysReg FPWithVPR_with_ssub_0[] = { 1655 ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, ARM::D8, ARM::D9, ARM::D10, ARM::D11, ARM::D12, ARM::D13, ARM::D14, ARM::D15, 1656 }; 1657 1658 // FPWithVPR_with_ssub_0 Bit set. 1659 const uint8_t FPWithVPR_with_ssub_0Bits[] = { 1660 0x00, 0x00, 0xf0, 0xff, 0x0f, 1661 }; 1662 1663 // GPR Register Class... 1664 const MCPhysReg GPR[] = { 1665 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::SP, ARM::LR, ARM::PC, 1666 }; 1667 1668 // GPR Bit set. 1669 const uint8_t GPRBits[] = { 1670 0x00, 0x60, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x3f, 1671 }; 1672 1673 // GPRwithAPSR Register Class... 1674 const MCPhysReg GPRwithAPSR[] = { 1675 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::SP, ARM::LR, ARM::APSR_NZCV, 1676 }; 1677 1678 // GPRwithAPSR Bit set. 1679 const uint8_t GPRwithAPSRBits[] = { 1680 0x04, 0x20, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x3f, 1681 }; 1682 1683 // GPRwithZR Register Class... 1684 const MCPhysReg GPRwithZR[] = { 1685 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::SP, ARM::LR, ARM::ZR, 1686 }; 1687 1688 // GPRwithZR Bit set. 1689 const uint8_t GPRwithZRBits[] = { 1690 0x00, 0x20, 0x09, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x3f, 1691 }; 1692 1693 // SPR_8 Register Class... 1694 const MCPhysReg SPR_8[] = { 1695 ARM::S0, ARM::S1, ARM::S2, ARM::S3, ARM::S4, ARM::S5, ARM::S6, ARM::S7, ARM::S8, ARM::S9, ARM::S10, ARM::S11, ARM::S12, ARM::S13, ARM::S14, ARM::S15, 1696 }; 1697 1698 // SPR_8 Bit set. 1699 const uint8_t SPR_8Bits[] = { 1700 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0x3f, 1701 }; 1702 1703 // GPRnopc Register Class... 1704 const MCPhysReg GPRnopc[] = { 1705 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::SP, ARM::LR, 1706 }; 1707 1708 // GPRnopc Bit set. 1709 const uint8_t GPRnopcBits[] = { 1710 0x00, 0x20, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x3f, 1711 }; 1712 1713 // GPRnosp Register Class... 1714 const MCPhysReg GPRnosp[] = { 1715 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::LR, ARM::PC, 1716 }; 1717 1718 // GPRnosp Bit set. 1719 const uint8_t GPRnospBits[] = { 1720 0x00, 0x60, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x3f, 1721 }; 1722 1723 // GPRwithAPSR_NZCVnosp Register Class... 1724 const MCPhysReg GPRwithAPSR_NZCVnosp[] = { 1725 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::LR, ARM::APSR_NZCV, 1726 }; 1727 1728 // GPRwithAPSR_NZCVnosp Bit set. 1729 const uint8_t GPRwithAPSR_NZCVnospBits[] = { 1730 0x04, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x3f, 1731 }; 1732 1733 // GPRwithAPSRnosp Register Class... 1734 const MCPhysReg GPRwithAPSRnosp[] = { 1735 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::LR, ARM::APSR, 1736 }; 1737 1738 // GPRwithAPSRnosp Bit set. 1739 const uint8_t GPRwithAPSRnospBits[] = { 1740 0x02, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x3f, 1741 }; 1742 1743 // GPRwithZRnosp Register Class... 1744 const MCPhysReg GPRwithZRnosp[] = { 1745 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::LR, ARM::ZR, 1746 }; 1747 1748 // GPRwithZRnosp Bit set. 1749 const uint8_t GPRwithZRnospBits[] = { 1750 0x00, 0x20, 0x08, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x3f, 1751 }; 1752 1753 // GPRnoip Register Class... 1754 const MCPhysReg GPRnoip[] = { 1755 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::SP, ARM::PC, 1756 }; 1757 1758 // GPRnoip Bit set. 1759 const uint8_t GPRnoipBits[] = { 1760 0x00, 0x40, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x1f, 1761 }; 1762 1763 // rGPR Register Class... 1764 const MCPhysReg rGPR[] = { 1765 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::LR, 1766 }; 1767 1768 // rGPR Bit set. 1769 const uint8_t rGPRBits[] = { 1770 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x3f, 1771 }; 1772 1773 // GPRnoip_and_GPRnopc Register Class... 1774 const MCPhysReg GPRnoip_and_GPRnopc[] = { 1775 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::SP, 1776 }; 1777 1778 // GPRnoip_and_GPRnopc Bit set. 1779 const uint8_t GPRnoip_and_GPRnopcBits[] = { 1780 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x1f, 1781 }; 1782 1783 // GPRnoip_and_GPRnosp Register Class... 1784 const MCPhysReg GPRnoip_and_GPRnosp[] = { 1785 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::PC, 1786 }; 1787 1788 // GPRnoip_and_GPRnosp Bit set. 1789 const uint8_t GPRnoip_and_GPRnospBits[] = { 1790 0x00, 0x40, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x1f, 1791 }; 1792 1793 // GPRnoip_and_GPRwithAPSR_NZCVnosp Register Class... 1794 const MCPhysReg GPRnoip_and_GPRwithAPSR_NZCVnosp[] = { 1795 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, 1796 }; 1797 1798 // GPRnoip_and_GPRwithAPSR_NZCVnosp Bit set. 1799 const uint8_t GPRnoip_and_GPRwithAPSR_NZCVnospBits[] = { 1800 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x1f, 1801 }; 1802 1803 // tGPRwithpc Register Class... 1804 const MCPhysReg tGPRwithpc[] = { 1805 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::PC, 1806 }; 1807 1808 // tGPRwithpc Bit set. 1809 const uint8_t tGPRwithpcBits[] = { 1810 0x00, 0x40, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x01, 1811 }; 1812 1813 // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 Register Class... 1814 const MCPhysReg FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8[] = { 1815 ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, 1816 }; 1817 1818 // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 Bit set. 1819 const uint8_t FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8Bits[] = { 1820 0x00, 0x00, 0xf0, 0x0f, 1821 }; 1822 1823 // hGPR Register Class... 1824 const MCPhysReg hGPR[] = { 1825 ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::SP, ARM::LR, ARM::PC, 1826 }; 1827 1828 // hGPR Bit set. 1829 const uint8_t hGPRBits[] = { 1830 0x00, 0x60, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x3e, 1831 }; 1832 1833 // tGPR Register Class... 1834 const MCPhysReg tGPR[] = { 1835 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, 1836 }; 1837 1838 // tGPR Bit set. 1839 const uint8_t tGPRBits[] = { 1840 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x01, 1841 }; 1842 1843 // tGPREven Register Class... 1844 const MCPhysReg tGPREven[] = { 1845 ARM::R0, ARM::R2, ARM::R4, ARM::R6, ARM::R8, ARM::R10, ARM::R12, ARM::LR, 1846 }; 1847 1848 // tGPREven Bit set. 1849 const uint8_t tGPREvenBits[] = { 1850 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xaa, 0x2a, 1851 }; 1852 1853 // GPRnopc_and_hGPR Register Class... 1854 const MCPhysReg GPRnopc_and_hGPR[] = { 1855 ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::SP, ARM::LR, 1856 }; 1857 1858 // GPRnopc_and_hGPR Bit set. 1859 const uint8_t GPRnopc_and_hGPRBits[] = { 1860 0x00, 0x20, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x3e, 1861 }; 1862 1863 // GPRnosp_and_hGPR Register Class... 1864 const MCPhysReg GPRnosp_and_hGPR[] = { 1865 ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::LR, ARM::PC, 1866 }; 1867 1868 // GPRnosp_and_hGPR Bit set. 1869 const uint8_t GPRnosp_and_hGPRBits[] = { 1870 0x00, 0x60, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x3e, 1871 }; 1872 1873 // GPRnoip_and_hGPR Register Class... 1874 const MCPhysReg GPRnoip_and_hGPR[] = { 1875 ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::SP, ARM::PC, 1876 }; 1877 1878 // GPRnoip_and_hGPR Bit set. 1879 const uint8_t GPRnoip_and_hGPRBits[] = { 1880 0x00, 0x40, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1e, 1881 }; 1882 1883 // GPRnoip_and_tGPREven Register Class... 1884 const MCPhysReg GPRnoip_and_tGPREven[] = { 1885 ARM::R0, ARM::R2, ARM::R4, ARM::R6, ARM::R8, ARM::R10, 1886 }; 1887 1888 // GPRnoip_and_tGPREven Bit set. 1889 const uint8_t GPRnoip_and_tGPREvenBits[] = { 1890 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xaa, 0x0a, 1891 }; 1892 1893 // GPRnosp_and_GPRnopc_and_hGPR Register Class... 1894 const MCPhysReg GPRnosp_and_GPRnopc_and_hGPR[] = { 1895 ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::LR, 1896 }; 1897 1898 // GPRnosp_and_GPRnopc_and_hGPR Bit set. 1899 const uint8_t GPRnosp_and_GPRnopc_and_hGPRBits[] = { 1900 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x3e, 1901 }; 1902 1903 // tGPROdd Register Class... 1904 const MCPhysReg tGPROdd[] = { 1905 ARM::R1, ARM::R3, ARM::R5, ARM::R7, ARM::R9, ARM::R11, 1906 }; 1907 1908 // tGPROdd Bit set. 1909 const uint8_t tGPROddBits[] = { 1910 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x54, 0x15, 1911 }; 1912 1913 // GPRnopc_and_GPRnoip_and_hGPR Register Class... 1914 const MCPhysReg GPRnopc_and_GPRnoip_and_hGPR[] = { 1915 ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::SP, 1916 }; 1917 1918 // GPRnopc_and_GPRnoip_and_hGPR Bit set. 1919 const uint8_t GPRnopc_and_GPRnoip_and_hGPRBits[] = { 1920 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1e, 1921 }; 1922 1923 // GPRnosp_and_GPRnoip_and_hGPR Register Class... 1924 const MCPhysReg GPRnosp_and_GPRnoip_and_hGPR[] = { 1925 ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::PC, 1926 }; 1927 1928 // GPRnosp_and_GPRnoip_and_hGPR Bit set. 1929 const uint8_t GPRnosp_and_GPRnoip_and_hGPRBits[] = { 1930 0x00, 0x40, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1e, 1931 }; 1932 1933 // tcGPR Register Class... 1934 const MCPhysReg tcGPR[] = { 1935 ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R12, 1936 }; 1937 1938 // tcGPR Bit set. 1939 const uint8_t tcGPRBits[] = { 1940 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1e, 0x20, 1941 }; 1942 1943 // GPRnoip_and_tcGPR Register Class... 1944 const MCPhysReg GPRnoip_and_tcGPR[] = { 1945 ARM::R0, ARM::R1, ARM::R2, ARM::R3, 1946 }; 1947 1948 // GPRnoip_and_tcGPR Bit set. 1949 const uint8_t GPRnoip_and_tcGPRBits[] = { 1950 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1e, 1951 }; 1952 1953 // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR Register Class... 1954 const MCPhysReg GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR[] = { 1955 ARM::R8, ARM::R9, ARM::R10, ARM::R11, 1956 }; 1957 1958 // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR Bit set. 1959 const uint8_t GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRBits[] = { 1960 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1e, 1961 }; 1962 1963 // hGPR_and_tGPREven Register Class... 1964 const MCPhysReg hGPR_and_tGPREven[] = { 1965 ARM::R8, ARM::R10, ARM::R12, ARM::LR, 1966 }; 1967 1968 // hGPR_and_tGPREven Bit set. 1969 const uint8_t hGPR_and_tGPREvenBits[] = { 1970 0x00, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x2a, 1971 }; 1972 1973 // tGPR_and_tGPREven Register Class... 1974 const MCPhysReg tGPR_and_tGPREven[] = { 1975 ARM::R0, ARM::R2, ARM::R4, ARM::R6, 1976 }; 1977 1978 // tGPR_and_tGPREven Bit set. 1979 const uint8_t tGPR_and_tGPREvenBits[] = { 1980 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xaa, 1981 }; 1982 1983 // tGPR_and_tGPROdd Register Class... 1984 const MCPhysReg tGPR_and_tGPROdd[] = { 1985 ARM::R1, ARM::R3, ARM::R5, ARM::R7, 1986 }; 1987 1988 // tGPR_and_tGPROdd Bit set. 1989 const uint8_t tGPR_and_tGPROddBits[] = { 1990 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x54, 0x01, 1991 }; 1992 1993 // tGPREven_and_tcGPR Register Class... 1994 const MCPhysReg tGPREven_and_tcGPR[] = { 1995 ARM::R0, ARM::R2, ARM::R12, 1996 }; 1997 1998 // tGPREven_and_tcGPR Bit set. 1999 const uint8_t tGPREven_and_tcGPRBits[] = { 2000 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0a, 0x20, 2001 }; 2002 2003 // hGPR_and_GPRnoip_and_tGPREven Register Class... 2004 const MCPhysReg hGPR_and_GPRnoip_and_tGPREven[] = { 2005 ARM::R8, ARM::R10, 2006 }; 2007 2008 // hGPR_and_GPRnoip_and_tGPREven Bit set. 2009 const uint8_t hGPR_and_GPRnoip_and_tGPREvenBits[] = { 2010 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0a, 2011 }; 2012 2013 // hGPR_and_tGPROdd Register Class... 2014 const MCPhysReg hGPR_and_tGPROdd[] = { 2015 ARM::R9, ARM::R11, 2016 }; 2017 2018 // hGPR_and_tGPROdd Bit set. 2019 const uint8_t hGPR_and_tGPROddBits[] = { 2020 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x14, 2021 }; 2022 2023 // tGPREven_and_GPRnoip_and_tcGPR Register Class... 2024 const MCPhysReg tGPREven_and_GPRnoip_and_tcGPR[] = { 2025 ARM::R0, ARM::R2, 2026 }; 2027 2028 // tGPREven_and_GPRnoip_and_tcGPR Bit set. 2029 const uint8_t tGPREven_and_GPRnoip_and_tcGPRBits[] = { 2030 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0a, 2031 }; 2032 2033 // tGPROdd_and_tcGPR Register Class... 2034 const MCPhysReg tGPROdd_and_tcGPR[] = { 2035 ARM::R1, ARM::R3, 2036 }; 2037 2038 // tGPROdd_and_tcGPR Bit set. 2039 const uint8_t tGPROdd_and_tcGPRBits[] = { 2040 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x14, 2041 }; 2042 2043 // CCR Register Class... 2044 const MCPhysReg CCR[] = { 2045 ARM::CPSR, 2046 }; 2047 2048 // CCR Bit set. 2049 const uint8_t CCRBits[] = { 2050 0x08, 2051 }; 2052 2053 // FPCXTRegs Register Class... 2054 const MCPhysReg FPCXTRegs[] = { 2055 ARM::FPCXTNS, 2056 }; 2057 2058 // FPCXTRegs Bit set. 2059 const uint8_t FPCXTRegsBits[] = { 2060 0x10, 2061 }; 2062 2063 // GPRlr Register Class... 2064 const MCPhysReg GPRlr[] = { 2065 ARM::LR, 2066 }; 2067 2068 // GPRlr Bit set. 2069 const uint8_t GPRlrBits[] = { 2070 0x00, 0x20, 2071 }; 2072 2073 // GPRsp Register Class... 2074 const MCPhysReg GPRsp[] = { 2075 ARM::SP, 2076 }; 2077 2078 // GPRsp Bit set. 2079 const uint8_t GPRspBits[] = { 2080 0x00, 0x00, 0x01, 2081 }; 2082 2083 // VCCR Register Class... 2084 const MCPhysReg VCCR[] = { 2085 ARM::VPR, 2086 }; 2087 2088 // VCCR Bit set. 2089 const uint8_t VCCRBits[] = { 2090 0x00, 0x00, 0x04, 2091 }; 2092 2093 // cl_FPSCR_NZCV Register Class... 2094 const MCPhysReg cl_FPSCR_NZCV[] = { 2095 ARM::FPSCR_NZCV, 2096 }; 2097 2098 // cl_FPSCR_NZCV Bit set. 2099 const uint8_t cl_FPSCR_NZCVBits[] = { 2100 0x00, 0x02, 2101 }; 2102 2103 // hGPR_and_tGPRwithpc Register Class... 2104 const MCPhysReg hGPR_and_tGPRwithpc[] = { 2105 ARM::PC, 2106 }; 2107 2108 // hGPR_and_tGPRwithpc Bit set. 2109 const uint8_t hGPR_and_tGPRwithpcBits[] = { 2110 0x00, 0x40, 2111 }; 2112 2113 // hGPR_and_tcGPR Register Class... 2114 const MCPhysReg hGPR_and_tcGPR[] = { 2115 ARM::R12, 2116 }; 2117 2118 // hGPR_and_tcGPR Bit set. 2119 const uint8_t hGPR_and_tcGPRBits[] = { 2120 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x20, 2121 }; 2122 2123 // DPR Register Class... 2124 const MCPhysReg DPR[] = { 2125 ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, ARM::D8, ARM::D9, ARM::D10, ARM::D11, ARM::D12, ARM::D13, ARM::D14, ARM::D15, ARM::D16, ARM::D17, ARM::D18, ARM::D19, ARM::D20, ARM::D21, ARM::D22, ARM::D23, ARM::D24, ARM::D25, ARM::D26, ARM::D27, ARM::D28, ARM::D29, ARM::D30, ARM::D31, 2126 }; 2127 2128 // DPR Bit set. 2129 const uint8_t DPRBits[] = { 2130 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 2131 }; 2132 2133 // DPR_VFP2 Register Class... 2134 const MCPhysReg DPR_VFP2[] = { 2135 ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, ARM::D8, ARM::D9, ARM::D10, ARM::D11, ARM::D12, ARM::D13, ARM::D14, ARM::D15, 2136 }; 2137 2138 // DPR_VFP2 Bit set. 2139 const uint8_t DPR_VFP2Bits[] = { 2140 0x00, 0x00, 0xf0, 0xff, 0x0f, 2141 }; 2142 2143 // DPR_8 Register Class... 2144 const MCPhysReg DPR_8[] = { 2145 ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, 2146 }; 2147 2148 // DPR_8 Bit set. 2149 const uint8_t DPR_8Bits[] = { 2150 0x00, 0x00, 0xf0, 0x0f, 2151 }; 2152 2153 // GPRPair Register Class... 2154 const MCPhysReg GPRPair[] = { 2155 ARM::R0_R1, ARM::R2_R3, ARM::R4_R5, ARM::R6_R7, ARM::R8_R9, ARM::R10_R11, ARM::R12_SP, 2156 }; 2157 2158 // GPRPair Bit set. 2159 const uint8_t GPRPairBits[] = { 2160 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7f, 2161 }; 2162 2163 // GPRPairnosp Register Class... 2164 const MCPhysReg GPRPairnosp[] = { 2165 ARM::R0_R1, ARM::R2_R3, ARM::R4_R5, ARM::R6_R7, ARM::R8_R9, ARM::R10_R11, 2166 }; 2167 2168 // GPRPairnosp Bit set. 2169 const uint8_t GPRPairnospBits[] = { 2170 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x3f, 2171 }; 2172 2173 // GPRPair_with_gsub_0_in_tGPR Register Class... 2174 const MCPhysReg GPRPair_with_gsub_0_in_tGPR[] = { 2175 ARM::R0_R1, ARM::R2_R3, ARM::R4_R5, ARM::R6_R7, 2176 }; 2177 2178 // GPRPair_with_gsub_0_in_tGPR Bit set. 2179 const uint8_t GPRPair_with_gsub_0_in_tGPRBits[] = { 2180 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0f, 2181 }; 2182 2183 // GPRPair_with_gsub_0_in_hGPR Register Class... 2184 const MCPhysReg GPRPair_with_gsub_0_in_hGPR[] = { 2185 ARM::R8_R9, ARM::R10_R11, ARM::R12_SP, 2186 }; 2187 2188 // GPRPair_with_gsub_0_in_hGPR Bit set. 2189 const uint8_t GPRPair_with_gsub_0_in_hGPRBits[] = { 2190 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x70, 2191 }; 2192 2193 // GPRPair_with_gsub_0_in_tcGPR Register Class... 2194 const MCPhysReg GPRPair_with_gsub_0_in_tcGPR[] = { 2195 ARM::R0_R1, ARM::R2_R3, ARM::R12_SP, 2196 }; 2197 2198 // GPRPair_with_gsub_0_in_tcGPR Bit set. 2199 const uint8_t GPRPair_with_gsub_0_in_tcGPRBits[] = { 2200 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x43, 2201 }; 2202 2203 // GPRPair_with_gsub_1_in_tcGPR Register Class... 2204 const MCPhysReg GPRPair_with_gsub_1_in_tcGPR[] = { 2205 ARM::R0_R1, ARM::R2_R3, 2206 }; 2207 2208 // GPRPair_with_gsub_1_in_tcGPR Bit set. 2209 const uint8_t GPRPair_with_gsub_1_in_tcGPRBits[] = { 2210 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 2211 }; 2212 2213 // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR Register Class... 2214 const MCPhysReg GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR[] = { 2215 ARM::R8_R9, ARM::R10_R11, 2216 }; 2217 2218 // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR Bit set. 2219 const uint8_t GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRBits[] = { 2220 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x30, 2221 }; 2222 2223 // GPRPair_with_gsub_1_in_GPRsp Register Class... 2224 const MCPhysReg GPRPair_with_gsub_1_in_GPRsp[] = { 2225 ARM::R12_SP, 2226 }; 2227 2228 // GPRPair_with_gsub_1_in_GPRsp Bit set. 2229 const uint8_t GPRPair_with_gsub_1_in_GPRspBits[] = { 2230 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x40, 2231 }; 2232 2233 // DPairSpc Register Class... 2234 const MCPhysReg DPairSpc[] = { 2235 ARM::D0_D2, ARM::D1_D3, ARM::D2_D4, ARM::D3_D5, ARM::D4_D6, ARM::D5_D7, ARM::D6_D8, ARM::D7_D9, ARM::D8_D10, ARM::D9_D11, ARM::D10_D12, ARM::D11_D13, ARM::D12_D14, ARM::D13_D15, ARM::D14_D16, ARM::D15_D17, ARM::D16_D18, ARM::D17_D19, ARM::D18_D20, ARM::D19_D21, ARM::D20_D22, ARM::D21_D23, ARM::D22_D24, ARM::D23_D25, ARM::D24_D26, ARM::D25_D27, ARM::D26_D28, ARM::D27_D29, ARM::D28_D30, ARM::D29_D31, 2236 }; 2237 2238 // DPairSpc Bit set. 2239 const uint8_t DPairSpcBits[] = { 2240 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0xff, 0xff, 0x0f, 2241 }; 2242 2243 // DPairSpc_with_ssub_0 Register Class... 2244 const MCPhysReg DPairSpc_with_ssub_0[] = { 2245 ARM::D0_D2, ARM::D1_D3, ARM::D2_D4, ARM::D3_D5, ARM::D4_D6, ARM::D5_D7, ARM::D6_D8, ARM::D7_D9, ARM::D8_D10, ARM::D9_D11, ARM::D10_D12, ARM::D11_D13, ARM::D12_D14, ARM::D13_D15, ARM::D14_D16, ARM::D15_D17, 2246 }; 2247 2248 // DPairSpc_with_ssub_0 Bit set. 2249 const uint8_t DPairSpc_with_ssub_0Bits[] = { 2250 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0x3f, 2251 }; 2252 2253 // DPairSpc_with_ssub_4 Register Class... 2254 const MCPhysReg DPairSpc_with_ssub_4[] = { 2255 ARM::D0_D2, ARM::D1_D3, ARM::D2_D4, ARM::D3_D5, ARM::D4_D6, ARM::D5_D7, ARM::D6_D8, ARM::D7_D9, ARM::D8_D10, ARM::D9_D11, ARM::D10_D12, ARM::D11_D13, ARM::D12_D14, ARM::D13_D15, 2256 }; 2257 2258 // DPairSpc_with_ssub_4 Bit set. 2259 const uint8_t DPairSpc_with_ssub_4Bits[] = { 2260 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0x0f, 2261 }; 2262 2263 // DPairSpc_with_dsub_0_in_DPR_8 Register Class... 2264 const MCPhysReg DPairSpc_with_dsub_0_in_DPR_8[] = { 2265 ARM::D0_D2, ARM::D1_D3, ARM::D2_D4, ARM::D3_D5, ARM::D4_D6, ARM::D5_D7, ARM::D6_D8, ARM::D7_D9, 2266 }; 2267 2268 // DPairSpc_with_dsub_0_in_DPR_8 Bit set. 2269 const uint8_t DPairSpc_with_dsub_0_in_DPR_8Bits[] = { 2270 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0x3f, 2271 }; 2272 2273 // DPairSpc_with_dsub_2_in_DPR_8 Register Class... 2274 const MCPhysReg DPairSpc_with_dsub_2_in_DPR_8[] = { 2275 ARM::D0_D2, ARM::D1_D3, ARM::D2_D4, ARM::D3_D5, ARM::D4_D6, ARM::D5_D7, 2276 }; 2277 2278 // DPairSpc_with_dsub_2_in_DPR_8 Bit set. 2279 const uint8_t DPairSpc_with_dsub_2_in_DPR_8Bits[] = { 2280 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0x0f, 2281 }; 2282 2283 // DPair Register Class... 2284 const MCPhysReg DPair[] = { 2285 ARM::Q0, ARM::D1_D2, ARM::Q1, ARM::D3_D4, ARM::Q2, ARM::D5_D6, ARM::Q3, ARM::D7_D8, ARM::Q4, ARM::D9_D10, ARM::Q5, ARM::D11_D12, ARM::Q6, ARM::D13_D14, ARM::Q7, ARM::D15_D16, ARM::Q8, ARM::D17_D18, ARM::Q9, ARM::D19_D20, ARM::Q10, ARM::D21_D22, ARM::Q11, ARM::D23_D24, ARM::Q12, ARM::D25_D26, ARM::Q13, ARM::D27_D28, ARM::Q14, ARM::D29_D30, ARM::Q15, 2286 }; 2287 2288 // DPair Bit set. 2289 const uint8_t DPairBits[] = { 2290 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0xff, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0xff, 0x03, 2291 }; 2292 2293 // DPair_with_ssub_0 Register Class... 2294 const MCPhysReg DPair_with_ssub_0[] = { 2295 ARM::Q0, ARM::D1_D2, ARM::Q1, ARM::D3_D4, ARM::Q2, ARM::D5_D6, ARM::Q3, ARM::D7_D8, ARM::Q4, ARM::D9_D10, ARM::Q5, ARM::D11_D12, ARM::Q6, ARM::D13_D14, ARM::Q7, ARM::D15_D16, 2296 }; 2297 2298 // DPair_with_ssub_0 Bit set. 2299 const uint8_t DPair_with_ssub_0Bits[] = { 2300 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0x07, 2301 }; 2302 2303 // QPR Register Class... 2304 const MCPhysReg QPR[] = { 2305 ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7, ARM::Q8, ARM::Q9, ARM::Q10, ARM::Q11, ARM::Q12, ARM::Q13, ARM::Q14, ARM::Q15, 2306 }; 2307 2308 // QPR Bit set. 2309 const uint8_t QPRBits[] = { 2310 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0xff, 0x01, 2311 }; 2312 2313 // DPair_with_ssub_2 Register Class... 2314 const MCPhysReg DPair_with_ssub_2[] = { 2315 ARM::Q0, ARM::D1_D2, ARM::Q1, ARM::D3_D4, ARM::Q2, ARM::D5_D6, ARM::Q3, ARM::D7_D8, ARM::Q4, ARM::D9_D10, ARM::Q5, ARM::D11_D12, ARM::Q6, ARM::D13_D14, ARM::Q7, 2316 }; 2317 2318 // DPair_with_ssub_2 Bit set. 2319 const uint8_t DPair_with_ssub_2Bits[] = { 2320 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0x03, 2321 }; 2322 2323 // DPair_with_dsub_0_in_DPR_8 Register Class... 2324 const MCPhysReg DPair_with_dsub_0_in_DPR_8[] = { 2325 ARM::Q0, ARM::D1_D2, ARM::Q1, ARM::D3_D4, ARM::Q2, ARM::D5_D6, ARM::Q3, ARM::D7_D8, 2326 }; 2327 2328 // DPair_with_dsub_0_in_DPR_8 Bit set. 2329 const uint8_t DPair_with_dsub_0_in_DPR_8Bits[] = { 2330 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1e, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x78, 2331 }; 2332 2333 // MQPR Register Class... 2334 const MCPhysReg MQPR[] = { 2335 ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7, 2336 }; 2337 2338 // MQPR Bit set. 2339 const uint8_t MQPRBits[] = { 2340 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x01, 2341 }; 2342 2343 // QPR_VFP2 Register Class... 2344 const MCPhysReg QPR_VFP2[] = { 2345 ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7, 2346 }; 2347 2348 // QPR_VFP2 Bit set. 2349 const uint8_t QPR_VFP2Bits[] = { 2350 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x01, 2351 }; 2352 2353 // DPair_with_dsub_1_in_DPR_8 Register Class... 2354 const MCPhysReg DPair_with_dsub_1_in_DPR_8[] = { 2355 ARM::Q0, ARM::D1_D2, ARM::Q1, ARM::D3_D4, ARM::Q2, ARM::D5_D6, ARM::Q3, 2356 }; 2357 2358 // DPair_with_dsub_1_in_DPR_8 Bit set. 2359 const uint8_t DPair_with_dsub_1_in_DPR_8Bits[] = { 2360 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1e, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x38, 2361 }; 2362 2363 // QPR_8 Register Class... 2364 const MCPhysReg QPR_8[] = { 2365 ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, 2366 }; 2367 2368 // QPR_8 Bit set. 2369 const uint8_t QPR_8Bits[] = { 2370 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1e, 2371 }; 2372 2373 // DTriple Register Class... 2374 const MCPhysReg DTriple[] = { 2375 ARM::D0_D1_D2, ARM::D1_D2_D3, ARM::D2_D3_D4, ARM::D3_D4_D5, ARM::D4_D5_D6, ARM::D5_D6_D7, ARM::D6_D7_D8, ARM::D7_D8_D9, ARM::D8_D9_D10, ARM::D9_D10_D11, ARM::D10_D11_D12, ARM::D11_D12_D13, ARM::D12_D13_D14, ARM::D13_D14_D15, ARM::D14_D15_D16, ARM::D15_D16_D17, ARM::D16_D17_D18, ARM::D17_D18_D19, ARM::D18_D19_D20, ARM::D19_D20_D21, ARM::D20_D21_D22, ARM::D21_D22_D23, ARM::D22_D23_D24, ARM::D23_D24_D25, ARM::D24_D25_D26, ARM::D25_D26_D27, ARM::D26_D27_D28, ARM::D27_D28_D29, ARM::D28_D29_D30, ARM::D29_D30_D31, 2376 }; 2377 2378 // DTriple Bit set. 2379 const uint8_t DTripleBits[] = { 2380 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xff, 0xff, 0xff, 0x1f, 2381 }; 2382 2383 // DTripleSpc Register Class... 2384 const MCPhysReg DTripleSpc[] = { 2385 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, ARM::D4_D6_D8, ARM::D5_D7_D9, ARM::D6_D8_D10, ARM::D7_D9_D11, ARM::D8_D10_D12, ARM::D9_D11_D13, ARM::D10_D12_D14, ARM::D11_D13_D15, ARM::D12_D14_D16, ARM::D13_D15_D17, ARM::D14_D16_D18, ARM::D15_D17_D19, ARM::D16_D18_D20, ARM::D17_D19_D21, ARM::D18_D20_D22, ARM::D19_D21_D23, ARM::D20_D22_D24, ARM::D21_D23_D25, ARM::D22_D24_D26, ARM::D23_D25_D27, ARM::D24_D26_D28, ARM::D25_D27_D29, ARM::D26_D28_D30, ARM::D27_D29_D31, 2386 }; 2387 2388 // DTripleSpc Bit set. 2389 const uint8_t DTripleSpcBits[] = { 2390 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0xff, 0xff, 0x01, 2391 }; 2392 2393 // DTripleSpc_with_ssub_0 Register Class... 2394 const MCPhysReg DTripleSpc_with_ssub_0[] = { 2395 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, ARM::D4_D6_D8, ARM::D5_D7_D9, ARM::D6_D8_D10, ARM::D7_D9_D11, ARM::D8_D10_D12, ARM::D9_D11_D13, ARM::D10_D12_D14, ARM::D11_D13_D15, ARM::D12_D14_D16, ARM::D13_D15_D17, ARM::D14_D16_D18, ARM::D15_D17_D19, 2396 }; 2397 2398 // DTripleSpc_with_ssub_0 Bit set. 2399 const uint8_t DTripleSpc_with_ssub_0Bits[] = { 2400 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0x1f, 2401 }; 2402 2403 // DTriple_with_ssub_0 Register Class... 2404 const MCPhysReg DTriple_with_ssub_0[] = { 2405 ARM::D0_D1_D2, ARM::D1_D2_D3, ARM::D2_D3_D4, ARM::D3_D4_D5, ARM::D4_D5_D6, ARM::D5_D6_D7, ARM::D6_D7_D8, ARM::D7_D8_D9, ARM::D8_D9_D10, ARM::D9_D10_D11, ARM::D10_D11_D12, ARM::D11_D12_D13, ARM::D12_D13_D14, ARM::D13_D14_D15, ARM::D14_D15_D16, ARM::D15_D16_D17, 2406 }; 2407 2408 // DTriple_with_ssub_0 Bit set. 2409 const uint8_t DTriple_with_ssub_0Bits[] = { 2410 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xff, 0x7f, 2411 }; 2412 2413 // DTriple_with_qsub_0_in_QPR Register Class... 2414 const MCPhysReg DTriple_with_qsub_0_in_QPR[] = { 2415 ARM::D0_D1_D2, ARM::D2_D3_D4, ARM::D4_D5_D6, ARM::D6_D7_D8, ARM::D8_D9_D10, ARM::D10_D11_D12, ARM::D12_D13_D14, ARM::D14_D15_D16, ARM::D16_D17_D18, ARM::D18_D19_D20, ARM::D20_D21_D22, ARM::D22_D23_D24, ARM::D24_D25_D26, ARM::D26_D27_D28, ARM::D28_D29_D30, 2416 }; 2417 2418 // DTriple_with_qsub_0_in_QPR Bit set. 2419 const uint8_t DTriple_with_qsub_0_in_QPRBits[] = { 2420 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xaa, 0xaa, 0xaa, 0x0a, 2421 }; 2422 2423 // DTriple_with_ssub_2 Register Class... 2424 const MCPhysReg DTriple_with_ssub_2[] = { 2425 ARM::D0_D1_D2, ARM::D1_D2_D3, ARM::D2_D3_D4, ARM::D3_D4_D5, ARM::D4_D5_D6, ARM::D5_D6_D7, ARM::D6_D7_D8, ARM::D7_D8_D9, ARM::D8_D9_D10, ARM::D9_D10_D11, ARM::D10_D11_D12, ARM::D11_D12_D13, ARM::D12_D13_D14, ARM::D13_D14_D15, ARM::D14_D15_D16, 2426 }; 2427 2428 // DTriple_with_ssub_2 Bit set. 2429 const uint8_t DTriple_with_ssub_2Bits[] = { 2430 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xff, 0x3f, 2431 }; 2432 2433 // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR Register Class... 2434 const MCPhysReg DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR[] = { 2435 ARM::D1_D2_D3, ARM::D3_D4_D5, ARM::D5_D6_D7, ARM::D7_D8_D9, ARM::D9_D10_D11, ARM::D11_D12_D13, ARM::D13_D14_D15, ARM::D15_D16_D17, ARM::D17_D18_D19, ARM::D19_D20_D21, ARM::D21_D22_D23, ARM::D23_D24_D25, ARM::D25_D26_D27, ARM::D27_D28_D29, ARM::D29_D30_D31, 2436 }; 2437 2438 // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR Bit set. 2439 const uint8_t DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRBits[] = { 2440 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x55, 0x55, 0x55, 0x15, 2441 }; 2442 2443 // DTripleSpc_with_ssub_4 Register Class... 2444 const MCPhysReg DTripleSpc_with_ssub_4[] = { 2445 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, ARM::D4_D6_D8, ARM::D5_D7_D9, ARM::D6_D8_D10, ARM::D7_D9_D11, ARM::D8_D10_D12, ARM::D9_D11_D13, ARM::D10_D12_D14, ARM::D11_D13_D15, ARM::D12_D14_D16, ARM::D13_D15_D17, 2446 }; 2447 2448 // DTripleSpc_with_ssub_4 Bit set. 2449 const uint8_t DTripleSpc_with_ssub_4Bits[] = { 2450 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0x07, 2451 }; 2452 2453 // DTriple_with_ssub_4 Register Class... 2454 const MCPhysReg DTriple_with_ssub_4[] = { 2455 ARM::D0_D1_D2, ARM::D1_D2_D3, ARM::D2_D3_D4, ARM::D3_D4_D5, ARM::D4_D5_D6, ARM::D5_D6_D7, ARM::D6_D7_D8, ARM::D7_D8_D9, ARM::D8_D9_D10, ARM::D9_D10_D11, ARM::D10_D11_D12, ARM::D11_D12_D13, ARM::D12_D13_D14, ARM::D13_D14_D15, 2456 }; 2457 2458 // DTriple_with_ssub_4 Bit set. 2459 const uint8_t DTriple_with_ssub_4Bits[] = { 2460 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xff, 0x1f, 2461 }; 2462 2463 // DTripleSpc_with_ssub_8 Register Class... 2464 const MCPhysReg DTripleSpc_with_ssub_8[] = { 2465 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, ARM::D4_D6_D8, ARM::D5_D7_D9, ARM::D6_D8_D10, ARM::D7_D9_D11, ARM::D8_D10_D12, ARM::D9_D11_D13, ARM::D10_D12_D14, ARM::D11_D13_D15, 2466 }; 2467 2468 // DTripleSpc_with_ssub_8 Bit set. 2469 const uint8_t DTripleSpc_with_ssub_8Bits[] = { 2470 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0x01, 2471 }; 2472 2473 // DTripleSpc_with_dsub_0_in_DPR_8 Register Class... 2474 const MCPhysReg DTripleSpc_with_dsub_0_in_DPR_8[] = { 2475 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, ARM::D4_D6_D8, ARM::D5_D7_D9, ARM::D6_D8_D10, ARM::D7_D9_D11, 2476 }; 2477 2478 // DTripleSpc_with_dsub_0_in_DPR_8 Bit set. 2479 const uint8_t DTripleSpc_with_dsub_0_in_DPR_8Bits[] = { 2480 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0x1f, 2481 }; 2482 2483 // DTriple_with_dsub_0_in_DPR_8 Register Class... 2484 const MCPhysReg DTriple_with_dsub_0_in_DPR_8[] = { 2485 ARM::D0_D1_D2, ARM::D1_D2_D3, ARM::D2_D3_D4, ARM::D3_D4_D5, ARM::D4_D5_D6, ARM::D5_D6_D7, ARM::D6_D7_D8, ARM::D7_D8_D9, 2486 }; 2487 2488 // DTriple_with_dsub_0_in_DPR_8 Bit set. 2489 const uint8_t DTriple_with_dsub_0_in_DPR_8Bits[] = { 2490 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x7f, 2491 }; 2492 2493 // DTriple_with_qsub_0_in_MQPR Register Class... 2494 const MCPhysReg DTriple_with_qsub_0_in_MQPR[] = { 2495 ARM::D0_D1_D2, ARM::D2_D3_D4, ARM::D4_D5_D6, ARM::D6_D7_D8, ARM::D8_D9_D10, ARM::D10_D11_D12, ARM::D12_D13_D14, ARM::D14_D15_D16, 2496 }; 2497 2498 // DTriple_with_qsub_0_in_MQPR Bit set. 2499 const uint8_t DTriple_with_qsub_0_in_MQPRBits[] = { 2500 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xaa, 0x2a, 2501 }; 2502 2503 // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR Register Class... 2504 const MCPhysReg DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR[] = { 2505 ARM::D1_D2_D3, ARM::D3_D4_D5, ARM::D5_D6_D7, ARM::D7_D8_D9, ARM::D9_D10_D11, ARM::D11_D12_D13, ARM::D13_D14_D15, ARM::D15_D16_D17, 2506 }; 2507 2508 // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR Bit set. 2509 const uint8_t DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRBits[] = { 2510 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x55, 0x55, 2511 }; 2512 2513 // DTriple_with_dsub_1_in_DPR_8 Register Class... 2514 const MCPhysReg DTriple_with_dsub_1_in_DPR_8[] = { 2515 ARM::D0_D1_D2, ARM::D1_D2_D3, ARM::D2_D3_D4, ARM::D3_D4_D5, ARM::D4_D5_D6, ARM::D5_D6_D7, ARM::D6_D7_D8, 2516 }; 2517 2518 // DTriple_with_dsub_1_in_DPR_8 Bit set. 2519 const uint8_t DTriple_with_dsub_1_in_DPR_8Bits[] = { 2520 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x3f, 2521 }; 2522 2523 // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR Register Class... 2524 const MCPhysReg DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR[] = { 2525 ARM::D1_D2_D3, ARM::D3_D4_D5, ARM::D5_D6_D7, ARM::D7_D8_D9, ARM::D9_D10_D11, ARM::D11_D12_D13, ARM::D13_D14_D15, 2526 }; 2527 2528 // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR Bit set. 2529 const uint8_t DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits[] = { 2530 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x55, 0x15, 2531 }; 2532 2533 // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR Register Class... 2534 const MCPhysReg DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR[] = { 2535 ARM::D0_D1_D2, ARM::D2_D3_D4, ARM::D4_D5_D6, ARM::D6_D7_D8, ARM::D8_D9_D10, ARM::D10_D11_D12, ARM::D12_D13_D14, 2536 }; 2537 2538 // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR Bit set. 2539 const uint8_t DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRBits[] = { 2540 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xaa, 0x0a, 2541 }; 2542 2543 // DTripleSpc_with_dsub_2_in_DPR_8 Register Class... 2544 const MCPhysReg DTripleSpc_with_dsub_2_in_DPR_8[] = { 2545 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, ARM::D4_D6_D8, ARM::D5_D7_D9, 2546 }; 2547 2548 // DTripleSpc_with_dsub_2_in_DPR_8 Bit set. 2549 const uint8_t DTripleSpc_with_dsub_2_in_DPR_8Bits[] = { 2550 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0x07, 2551 }; 2552 2553 // DTriple_with_dsub_2_in_DPR_8 Register Class... 2554 const MCPhysReg DTriple_with_dsub_2_in_DPR_8[] = { 2555 ARM::D0_D1_D2, ARM::D1_D2_D3, ARM::D2_D3_D4, ARM::D3_D4_D5, ARM::D4_D5_D6, ARM::D5_D6_D7, 2556 }; 2557 2558 // DTriple_with_dsub_2_in_DPR_8 Bit set. 2559 const uint8_t DTriple_with_dsub_2_in_DPR_8Bits[] = { 2560 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x1f, 2561 }; 2562 2563 // DTripleSpc_with_dsub_4_in_DPR_8 Register Class... 2564 const MCPhysReg DTripleSpc_with_dsub_4_in_DPR_8[] = { 2565 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, 2566 }; 2567 2568 // DTripleSpc_with_dsub_4_in_DPR_8 Bit set. 2569 const uint8_t DTripleSpc_with_dsub_4_in_DPR_8Bits[] = { 2570 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0x01, 2571 }; 2572 2573 // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR Register Class... 2574 const MCPhysReg DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR[] = { 2575 ARM::D1_D2_D3, ARM::D3_D4_D5, ARM::D5_D6_D7, ARM::D7_D8_D9, 2576 }; 2577 2578 // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR Bit set. 2579 const uint8_t DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits[] = { 2580 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x55, 2581 }; 2582 2583 // DTriple_with_qsub_0_in_QPR_8 Register Class... 2584 const MCPhysReg DTriple_with_qsub_0_in_QPR_8[] = { 2585 ARM::D0_D1_D2, ARM::D2_D3_D4, ARM::D4_D5_D6, ARM::D6_D7_D8, 2586 }; 2587 2588 // DTriple_with_qsub_0_in_QPR_8 Bit set. 2589 const uint8_t DTriple_with_qsub_0_in_QPR_8Bits[] = { 2590 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x2a, 2591 }; 2592 2593 // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR Register Class... 2594 const MCPhysReg DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR[] = { 2595 ARM::D0_D1_D2, ARM::D2_D3_D4, ARM::D4_D5_D6, 2596 }; 2597 2598 // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR Bit set. 2599 const uint8_t DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRBits[] = { 2600 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x0a, 2601 }; 2602 2603 // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 Register Class... 2604 const MCPhysReg DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8[] = { 2605 ARM::D1_D2_D3, ARM::D3_D4_D5, ARM::D5_D6_D7, 2606 }; 2607 2608 // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 Bit set. 2609 const uint8_t DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8Bits[] = { 2610 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x15, 2611 }; 2612 2613 // DQuadSpc Register Class... 2614 const MCPhysReg DQuadSpc[] = { 2615 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, ARM::D4_D6_D8, ARM::D5_D7_D9, ARM::D6_D8_D10, ARM::D7_D9_D11, ARM::D8_D10_D12, ARM::D9_D11_D13, ARM::D10_D12_D14, ARM::D11_D13_D15, ARM::D12_D14_D16, ARM::D13_D15_D17, ARM::D14_D16_D18, ARM::D15_D17_D19, ARM::D16_D18_D20, ARM::D17_D19_D21, ARM::D18_D20_D22, ARM::D19_D21_D23, ARM::D20_D22_D24, ARM::D21_D23_D25, ARM::D22_D24_D26, ARM::D23_D25_D27, ARM::D24_D26_D28, ARM::D25_D27_D29, ARM::D26_D28_D30, ARM::D27_D29_D31, 2616 }; 2617 2618 // DQuadSpc Bit set. 2619 const uint8_t DQuadSpcBits[] = { 2620 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0xff, 0xff, 0x01, 2621 }; 2622 2623 // DQuadSpc_with_ssub_0 Register Class... 2624 const MCPhysReg DQuadSpc_with_ssub_0[] = { 2625 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, ARM::D4_D6_D8, ARM::D5_D7_D9, ARM::D6_D8_D10, ARM::D7_D9_D11, ARM::D8_D10_D12, ARM::D9_D11_D13, ARM::D10_D12_D14, ARM::D11_D13_D15, ARM::D12_D14_D16, ARM::D13_D15_D17, ARM::D14_D16_D18, ARM::D15_D17_D19, 2626 }; 2627 2628 // DQuadSpc_with_ssub_0 Bit set. 2629 const uint8_t DQuadSpc_with_ssub_0Bits[] = { 2630 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0x1f, 2631 }; 2632 2633 // DQuadSpc_with_ssub_4 Register Class... 2634 const MCPhysReg DQuadSpc_with_ssub_4[] = { 2635 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, ARM::D4_D6_D8, ARM::D5_D7_D9, ARM::D6_D8_D10, ARM::D7_D9_D11, ARM::D8_D10_D12, ARM::D9_D11_D13, ARM::D10_D12_D14, ARM::D11_D13_D15, ARM::D12_D14_D16, ARM::D13_D15_D17, 2636 }; 2637 2638 // DQuadSpc_with_ssub_4 Bit set. 2639 const uint8_t DQuadSpc_with_ssub_4Bits[] = { 2640 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0x07, 2641 }; 2642 2643 // DQuadSpc_with_ssub_8 Register Class... 2644 const MCPhysReg DQuadSpc_with_ssub_8[] = { 2645 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, ARM::D4_D6_D8, ARM::D5_D7_D9, ARM::D6_D8_D10, ARM::D7_D9_D11, ARM::D8_D10_D12, ARM::D9_D11_D13, ARM::D10_D12_D14, ARM::D11_D13_D15, 2646 }; 2647 2648 // DQuadSpc_with_ssub_8 Bit set. 2649 const uint8_t DQuadSpc_with_ssub_8Bits[] = { 2650 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0x01, 2651 }; 2652 2653 // DQuadSpc_with_dsub_0_in_DPR_8 Register Class... 2654 const MCPhysReg DQuadSpc_with_dsub_0_in_DPR_8[] = { 2655 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, ARM::D4_D6_D8, ARM::D5_D7_D9, ARM::D6_D8_D10, ARM::D7_D9_D11, 2656 }; 2657 2658 // DQuadSpc_with_dsub_0_in_DPR_8 Bit set. 2659 const uint8_t DQuadSpc_with_dsub_0_in_DPR_8Bits[] = { 2660 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0x1f, 2661 }; 2662 2663 // DQuadSpc_with_dsub_2_in_DPR_8 Register Class... 2664 const MCPhysReg DQuadSpc_with_dsub_2_in_DPR_8[] = { 2665 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, ARM::D4_D6_D8, ARM::D5_D7_D9, 2666 }; 2667 2668 // DQuadSpc_with_dsub_2_in_DPR_8 Bit set. 2669 const uint8_t DQuadSpc_with_dsub_2_in_DPR_8Bits[] = { 2670 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0x07, 2671 }; 2672 2673 // DQuadSpc_with_dsub_4_in_DPR_8 Register Class... 2674 const MCPhysReg DQuadSpc_with_dsub_4_in_DPR_8[] = { 2675 ARM::D0_D2_D4, ARM::D1_D3_D5, ARM::D2_D4_D6, ARM::D3_D5_D7, 2676 }; 2677 2678 // DQuadSpc_with_dsub_4_in_DPR_8 Bit set. 2679 const uint8_t DQuadSpc_with_dsub_4_in_DPR_8Bits[] = { 2680 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0x01, 2681 }; 2682 2683 // DQuad Register Class... 2684 const MCPhysReg DQuad[] = { 2685 ARM::Q0_Q1, ARM::D1_D2_D3_D4, ARM::Q1_Q2, ARM::D3_D4_D5_D6, ARM::Q2_Q3, ARM::D5_D6_D7_D8, ARM::Q3_Q4, ARM::D7_D8_D9_D10, ARM::Q4_Q5, ARM::D9_D10_D11_D12, ARM::Q5_Q6, ARM::D11_D12_D13_D14, ARM::Q6_Q7, ARM::D13_D14_D15_D16, ARM::Q7_Q8, ARM::D15_D16_D17_D18, ARM::Q8_Q9, ARM::D17_D18_D19_D20, ARM::Q9_Q10, ARM::D19_D20_D21_D22, ARM::Q10_Q11, ARM::D21_D22_D23_D24, ARM::Q11_Q12, ARM::D23_D24_D25_D26, ARM::Q12_Q13, ARM::D25_D26_D27_D28, ARM::Q13_Q14, ARM::D27_D28_D29_D30, ARM::Q14_Q15, 2686 }; 2687 2688 // DQuad Bit set. 2689 const uint8_t DQuadBits[] = { 2690 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0xff, 2691 }; 2692 2693 // DQuad_with_ssub_0 Register Class... 2694 const MCPhysReg DQuad_with_ssub_0[] = { 2695 ARM::Q0_Q1, ARM::D1_D2_D3_D4, ARM::Q1_Q2, ARM::D3_D4_D5_D6, ARM::Q2_Q3, ARM::D5_D6_D7_D8, ARM::Q3_Q4, ARM::D7_D8_D9_D10, ARM::Q4_Q5, ARM::D9_D10_D11_D12, ARM::Q5_Q6, ARM::D11_D12_D13_D14, ARM::Q6_Q7, ARM::D13_D14_D15_D16, ARM::Q7_Q8, ARM::D15_D16_D17_D18, 2696 }; 2697 2698 // DQuad_with_ssub_0 Bit set. 2699 const uint8_t DQuad_with_ssub_0Bits[] = { 2700 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x0f, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0x03, 2701 }; 2702 2703 // DQuad_with_ssub_2 Register Class... 2704 const MCPhysReg DQuad_with_ssub_2[] = { 2705 ARM::Q0_Q1, ARM::D1_D2_D3_D4, ARM::Q1_Q2, ARM::D3_D4_D5_D6, ARM::Q2_Q3, ARM::D5_D6_D7_D8, ARM::Q3_Q4, ARM::D7_D8_D9_D10, ARM::Q4_Q5, ARM::D9_D10_D11_D12, ARM::Q5_Q6, ARM::D11_D12_D13_D14, ARM::Q6_Q7, ARM::D13_D14_D15_D16, ARM::Q7_Q8, 2706 }; 2707 2708 // DQuad_with_ssub_2 Bit set. 2709 const uint8_t DQuad_with_ssub_2Bits[] = { 2710 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x0f, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0x01, 2711 }; 2712 2713 // QQPR Register Class... 2714 const MCPhysReg QQPR[] = { 2715 ARM::Q0_Q1, ARM::Q1_Q2, ARM::Q2_Q3, ARM::Q3_Q4, ARM::Q4_Q5, ARM::Q5_Q6, ARM::Q6_Q7, ARM::Q7_Q8, ARM::Q8_Q9, ARM::Q9_Q10, ARM::Q10_Q11, ARM::Q11_Q12, ARM::Q12_Q13, ARM::Q13_Q14, ARM::Q14_Q15, 2716 }; 2717 2718 // QQPR Bit set. 2719 const uint8_t QQPRBits[] = { 2720 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0x07, 2721 }; 2722 2723 // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR Register Class... 2724 const MCPhysReg DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR[] = { 2725 ARM::D1_D2_D3_D4, ARM::D3_D4_D5_D6, ARM::D5_D6_D7_D8, ARM::D7_D8_D9_D10, ARM::D9_D10_D11_D12, ARM::D11_D12_D13_D14, ARM::D13_D14_D15_D16, ARM::D15_D16_D17_D18, ARM::D17_D18_D19_D20, ARM::D19_D20_D21_D22, ARM::D21_D22_D23_D24, ARM::D23_D24_D25_D26, ARM::D25_D26_D27_D28, ARM::D27_D28_D29_D30, 2726 }; 2727 2728 // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR Bit set. 2729 const uint8_t DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRBits[] = { 2730 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0xff, 2731 }; 2732 2733 // DQuad_with_ssub_4 Register Class... 2734 const MCPhysReg DQuad_with_ssub_4[] = { 2735 ARM::Q0_Q1, ARM::D1_D2_D3_D4, ARM::Q1_Q2, ARM::D3_D4_D5_D6, ARM::Q2_Q3, ARM::D5_D6_D7_D8, ARM::Q3_Q4, ARM::D7_D8_D9_D10, ARM::Q4_Q5, ARM::D9_D10_D11_D12, ARM::Q5_Q6, ARM::D11_D12_D13_D14, ARM::Q6_Q7, ARM::D13_D14_D15_D16, 2736 }; 2737 2738 // DQuad_with_ssub_4 Bit set. 2739 const uint8_t DQuad_with_ssub_4Bits[] = { 2740 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0x01, 2741 }; 2742 2743 // DQuad_with_ssub_6 Register Class... 2744 const MCPhysReg DQuad_with_ssub_6[] = { 2745 ARM::Q0_Q1, ARM::D1_D2_D3_D4, ARM::Q1_Q2, ARM::D3_D4_D5_D6, ARM::Q2_Q3, ARM::D5_D6_D7_D8, ARM::Q3_Q4, ARM::D7_D8_D9_D10, ARM::Q4_Q5, ARM::D9_D10_D11_D12, ARM::Q5_Q6, ARM::D11_D12_D13_D14, ARM::Q6_Q7, 2746 }; 2747 2748 // DQuad_with_ssub_6 Bit set. 2749 const uint8_t DQuad_with_ssub_6Bits[] = { 2750 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 2751 }; 2752 2753 // DQuad_with_dsub_0_in_DPR_8 Register Class... 2754 const MCPhysReg DQuad_with_dsub_0_in_DPR_8[] = { 2755 ARM::Q0_Q1, ARM::D1_D2_D3_D4, ARM::Q1_Q2, ARM::D3_D4_D5_D6, ARM::Q2_Q3, ARM::D5_D6_D7_D8, ARM::Q3_Q4, ARM::D7_D8_D9_D10, 2756 }; 2757 2758 // DQuad_with_dsub_0_in_DPR_8 Bit set. 2759 const uint8_t DQuad_with_dsub_0_in_DPR_8Bits[] = { 2760 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x3c, 2761 }; 2762 2763 // DQuad_with_qsub_0_in_MQPR Register Class... 2764 const MCPhysReg DQuad_with_qsub_0_in_MQPR[] = { 2765 ARM::Q0_Q1, ARM::Q1_Q2, ARM::Q2_Q3, ARM::Q3_Q4, ARM::Q4_Q5, ARM::Q5_Q6, ARM::Q6_Q7, ARM::Q7_Q8, 2766 }; 2767 2768 // DQuad_with_qsub_0_in_MQPR Bit set. 2769 const uint8_t DQuad_with_qsub_0_in_MQPRBits[] = { 2770 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x0f, 2771 }; 2772 2773 // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR Register Class... 2774 const MCPhysReg DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR[] = { 2775 ARM::D1_D2_D3_D4, ARM::D3_D4_D5_D6, ARM::D5_D6_D7_D8, ARM::D7_D8_D9_D10, ARM::D9_D10_D11_D12, ARM::D11_D12_D13_D14, ARM::D13_D14_D15_D16, ARM::D15_D16_D17_D18, 2776 }; 2777 2778 // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR Bit set. 2779 const uint8_t DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRBits[] = { 2780 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0x03, 2781 }; 2782 2783 // DQuad_with_dsub_1_in_DPR_8 Register Class... 2784 const MCPhysReg DQuad_with_dsub_1_in_DPR_8[] = { 2785 ARM::Q0_Q1, ARM::D1_D2_D3_D4, ARM::Q1_Q2, ARM::D3_D4_D5_D6, ARM::Q2_Q3, ARM::D5_D6_D7_D8, ARM::Q3_Q4, 2786 }; 2787 2788 // DQuad_with_dsub_1_in_DPR_8 Bit set. 2789 const uint8_t DQuad_with_dsub_1_in_DPR_8Bits[] = { 2790 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1c, 2791 }; 2792 2793 // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR Register Class... 2794 const MCPhysReg DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR[] = { 2795 ARM::D1_D2_D3_D4, ARM::D3_D4_D5_D6, ARM::D5_D6_D7_D8, ARM::D7_D8_D9_D10, ARM::D9_D10_D11_D12, ARM::D11_D12_D13_D14, ARM::D13_D14_D15_D16, 2796 }; 2797 2798 // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR Bit set. 2799 const uint8_t DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits[] = { 2800 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0x01, 2801 }; 2802 2803 // MQQPR Register Class... 2804 const MCPhysReg MQQPR[] = { 2805 ARM::Q0_Q1, ARM::Q1_Q2, ARM::Q2_Q3, ARM::Q3_Q4, ARM::Q4_Q5, ARM::Q5_Q6, ARM::Q6_Q7, 2806 }; 2807 2808 // MQQPR Bit set. 2809 const uint8_t MQQPRBits[] = { 2810 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x07, 2811 }; 2812 2813 // DQuad_with_dsub_2_in_DPR_8 Register Class... 2814 const MCPhysReg DQuad_with_dsub_2_in_DPR_8[] = { 2815 ARM::Q0_Q1, ARM::D1_D2_D3_D4, ARM::Q1_Q2, ARM::D3_D4_D5_D6, ARM::Q2_Q3, ARM::D5_D6_D7_D8, 2816 }; 2817 2818 // DQuad_with_dsub_2_in_DPR_8 Bit set. 2819 const uint8_t DQuad_with_dsub_2_in_DPR_8Bits[] = { 2820 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x70, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1c, 2821 }; 2822 2823 // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR Register Class... 2824 const MCPhysReg DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR[] = { 2825 ARM::D1_D2_D3_D4, ARM::D3_D4_D5_D6, ARM::D5_D6_D7_D8, ARM::D7_D8_D9_D10, ARM::D9_D10_D11_D12, ARM::D11_D12_D13_D14, 2826 }; 2827 2828 // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR Bit set. 2829 const uint8_t DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits[] = { 2830 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 2831 }; 2832 2833 // DQuad_with_dsub_3_in_DPR_8 Register Class... 2834 const MCPhysReg DQuad_with_dsub_3_in_DPR_8[] = { 2835 ARM::Q0_Q1, ARM::D1_D2_D3_D4, ARM::Q1_Q2, ARM::D3_D4_D5_D6, ARM::Q2_Q3, 2836 }; 2837 2838 // DQuad_with_dsub_3_in_DPR_8 Bit set. 2839 const uint8_t DQuad_with_dsub_3_in_DPR_8Bits[] = { 2840 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x70, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0c, 2841 }; 2842 2843 // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR Register Class... 2844 const MCPhysReg DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR[] = { 2845 ARM::D1_D2_D3_D4, ARM::D3_D4_D5_D6, ARM::D5_D6_D7_D8, ARM::D7_D8_D9_D10, 2846 }; 2847 2848 // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR Bit set. 2849 const uint8_t DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits[] = { 2850 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x3c, 2851 }; 2852 2853 // DQuad_with_qsub_0_in_QPR_8 Register Class... 2854 const MCPhysReg DQuad_with_qsub_0_in_QPR_8[] = { 2855 ARM::Q0_Q1, ARM::Q1_Q2, ARM::Q2_Q3, ARM::Q3_Q4, 2856 }; 2857 2858 // DQuad_with_qsub_0_in_QPR_8 Bit set. 2859 const uint8_t DQuad_with_qsub_0_in_QPR_8Bits[] = { 2860 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 2861 }; 2862 2863 // DQuad_with_qsub_1_in_QPR_8 Register Class... 2864 const MCPhysReg DQuad_with_qsub_1_in_QPR_8[] = { 2865 ARM::Q0_Q1, ARM::Q1_Q2, ARM::Q2_Q3, 2866 }; 2867 2868 // DQuad_with_qsub_1_in_QPR_8 Bit set. 2869 const uint8_t DQuad_with_qsub_1_in_QPR_8Bits[] = { 2870 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x70, 2871 }; 2872 2873 // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 Register Class... 2874 const MCPhysReg DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8[] = { 2875 ARM::D1_D2_D3_D4, ARM::D3_D4_D5_D6, ARM::D5_D6_D7_D8, 2876 }; 2877 2878 // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 Bit set. 2879 const uint8_t DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8Bits[] = { 2880 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1c, 2881 }; 2882 2883 // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR Register Class... 2884 const MCPhysReg DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR[] = { 2885 ARM::D1_D2_D3_D4, ARM::D3_D4_D5_D6, 2886 }; 2887 2888 // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR Bit set. 2889 const uint8_t DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits[] = { 2890 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0c, 2891 }; 2892 2893 // QQQQPR Register Class... 2894 const MCPhysReg QQQQPR[] = { 2895 ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, ARM::Q2_Q3_Q4_Q5, ARM::Q3_Q4_Q5_Q6, ARM::Q4_Q5_Q6_Q7, ARM::Q5_Q6_Q7_Q8, ARM::Q6_Q7_Q8_Q9, ARM::Q7_Q8_Q9_Q10, ARM::Q8_Q9_Q10_Q11, ARM::Q9_Q10_Q11_Q12, ARM::Q10_Q11_Q12_Q13, ARM::Q11_Q12_Q13_Q14, ARM::Q12_Q13_Q14_Q15, 2896 }; 2897 2898 // QQQQPR Bit set. 2899 const uint8_t QQQQPRBits[] = { 2900 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0xff, 2901 }; 2902 2903 // QQQQPR_with_ssub_0 Register Class... 2904 const MCPhysReg QQQQPR_with_ssub_0[] = { 2905 ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, ARM::Q2_Q3_Q4_Q5, ARM::Q3_Q4_Q5_Q6, ARM::Q4_Q5_Q6_Q7, ARM::Q5_Q6_Q7_Q8, ARM::Q6_Q7_Q8_Q9, ARM::Q7_Q8_Q9_Q10, 2906 }; 2907 2908 // QQQQPR_with_ssub_0 Bit set. 2909 const uint8_t QQQQPR_with_ssub_0Bits[] = { 2910 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0x07, 2911 }; 2912 2913 // QQQQPR_with_ssub_4 Register Class... 2914 const MCPhysReg QQQQPR_with_ssub_4[] = { 2915 ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, ARM::Q2_Q3_Q4_Q5, ARM::Q3_Q4_Q5_Q6, ARM::Q4_Q5_Q6_Q7, ARM::Q5_Q6_Q7_Q8, ARM::Q6_Q7_Q8_Q9, 2916 }; 2917 2918 // QQQQPR_with_ssub_4 Bit set. 2919 const uint8_t QQQQPR_with_ssub_4Bits[] = { 2920 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0x03, 2921 }; 2922 2923 // QQQQPR_with_ssub_8 Register Class... 2924 const MCPhysReg QQQQPR_with_ssub_8[] = { 2925 ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, ARM::Q2_Q3_Q4_Q5, ARM::Q3_Q4_Q5_Q6, ARM::Q4_Q5_Q6_Q7, ARM::Q5_Q6_Q7_Q8, 2926 }; 2927 2928 // QQQQPR_with_ssub_8 Bit set. 2929 const uint8_t QQQQPR_with_ssub_8Bits[] = { 2930 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0x01, 2931 }; 2932 2933 // MQQQQPR Register Class... 2934 const MCPhysReg MQQQQPR[] = { 2935 ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, ARM::Q2_Q3_Q4_Q5, ARM::Q3_Q4_Q5_Q6, ARM::Q4_Q5_Q6_Q7, 2936 }; 2937 2938 // MQQQQPR Bit set. 2939 const uint8_t MQQQQPRBits[] = { 2940 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 2941 }; 2942 2943 // MQQQQPR_with_dsub_0_in_DPR_8 Register Class... 2944 const MCPhysReg MQQQQPR_with_dsub_0_in_DPR_8[] = { 2945 ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, ARM::Q2_Q3_Q4_Q5, ARM::Q3_Q4_Q5_Q6, 2946 }; 2947 2948 // MQQQQPR_with_dsub_0_in_DPR_8 Bit set. 2949 const uint8_t MQQQQPR_with_dsub_0_in_DPR_8Bits[] = { 2950 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x78, 2951 }; 2952 2953 // MQQQQPR_with_dsub_2_in_DPR_8 Register Class... 2954 const MCPhysReg MQQQQPR_with_dsub_2_in_DPR_8[] = { 2955 ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, ARM::Q2_Q3_Q4_Q5, 2956 }; 2957 2958 // MQQQQPR_with_dsub_2_in_DPR_8 Bit set. 2959 const uint8_t MQQQQPR_with_dsub_2_in_DPR_8Bits[] = { 2960 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x38, 2961 }; 2962 2963 // MQQQQPR_with_dsub_4_in_DPR_8 Register Class... 2964 const MCPhysReg MQQQQPR_with_dsub_4_in_DPR_8[] = { 2965 ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, 2966 }; 2967 2968 // MQQQQPR_with_dsub_4_in_DPR_8 Bit set. 2969 const uint8_t MQQQQPR_with_dsub_4_in_DPR_8Bits[] = { 2970 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x18, 2971 }; 2972 2973 // MQQQQPR_with_dsub_6_in_DPR_8 Register Class... 2974 const MCPhysReg MQQQQPR_with_dsub_6_in_DPR_8[] = { 2975 ARM::Q0_Q1_Q2_Q3, 2976 }; 2977 2978 // MQQQQPR_with_dsub_6_in_DPR_8 Bit set. 2979 const uint8_t MQQQQPR_with_dsub_6_in_DPR_8Bits[] = { 2980 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 2981 }; 2982 2983} // end anonymous namespace 2984 2985extern const char ARMRegClassStrings[] = { 2986 /* 0 */ 'Q', 'Q', 'Q', 'Q', 'P', 'R', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '0', 0, 2987 /* 19 */ 'F', 'P', 'W', 'i', 't', 'h', 'V', 'P', 'R', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '0', 0, 2988 /* 41 */ 'D', 'Q', 'u', 'a', 'd', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '0', 0, 2989 /* 62 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '0', 0, 2990 /* 85 */ 'D', 'P', 'a', 'i', 'r', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '0', 0, 2991 /* 106 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '0', 0, 2992 /* 124 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '0', 0, 2993 /* 144 */ 'D', 'P', 'a', 'i', 'r', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '0', 0, 2994 /* 162 */ 'D', 'P', 'R', '_', 'V', 'F', 'P', '2', 0, 2995 /* 171 */ 'Q', 'P', 'R', '_', 'V', 'F', 'P', '2', 0, 2996 /* 180 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '2', 0, 2997 /* 198 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '2', 0, 2998 /* 218 */ 'D', 'P', 'a', 'i', 'r', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '2', 0, 2999 /* 236 */ 'Q', 'Q', 'Q', 'Q', 'P', 'R', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '4', 0, 3000 /* 255 */ 'D', 'Q', 'u', 'a', 'd', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '4', 0, 3001 /* 276 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '4', 0, 3002 /* 299 */ 'D', 'P', 'a', 'i', 'r', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '4', 0, 3003 /* 320 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '4', 0, 3004 /* 338 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '4', 0, 3005 /* 358 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '6', 0, 3006 /* 376 */ 'M', 'Q', 'Q', 'Q', 'Q', 'P', 'R', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3007 /* 405 */ 'D', 'Q', 'u', 'a', 'd', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3008 /* 435 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3009 /* 467 */ 'D', 'P', 'a', 'i', 'r', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3010 /* 497 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3011 /* 524 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3012 /* 553 */ 'D', 'P', 'a', 'i', 'r', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3013 /* 580 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '1', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3014 /* 607 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '1', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3015 /* 636 */ 'D', 'P', 'a', 'i', 'r', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '1', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3016 /* 663 */ 'M', 'Q', 'Q', 'Q', 'Q', 'P', 'R', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '2', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3017 /* 692 */ 'D', 'Q', 'u', 'a', 'd', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '2', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3018 /* 722 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '2', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3019 /* 754 */ 'D', 'P', 'a', 'i', 'r', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '2', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3020 /* 784 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '2', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3021 /* 811 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '2', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3022 /* 840 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '3', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3023 /* 867 */ 'M', 'Q', 'Q', 'Q', 'Q', 'P', 'R', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '4', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3024 /* 896 */ 'D', 'Q', 'u', 'a', 'd', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '4', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3025 /* 926 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '4', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3026 /* 958 */ 'M', 'Q', 'Q', 'Q', 'Q', 'P', 'R', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '6', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', 0, 3027 /* 987 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 'q', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'Q', 'P', 'R', '_', '8', 0, 3028 /* 1014 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 'q', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'Q', 'P', 'R', '_', '8', 0, 3029 /* 1043 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 'q', 's', 'u', 'b', '_', '1', '_', 'i', 'n', '_', 'Q', 'P', 'R', '_', '8', 0, 3030 /* 1070 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '2', '_', 's', 's', 'u', 'b', '_', '3', '_', 's', 's', 'u', 'b', '_', '4', '_', 's', 's', 'u', 'b', '_', '5', '_', 'i', 'n', '_', 'Q', 'P', 'R', '_', '8', 0, 3031 /* 1118 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '2', '_', 's', 's', 'u', 'b', '_', '3', '_', 's', 's', 'u', 'b', '_', '4', '_', 's', 's', 'u', 'b', '_', '5', '_', 'i', 'n', '_', 'Q', 'P', 'R', '_', '8', 0, 3032 /* 1168 */ 'F', 'P', 'W', 'i', 't', 'h', 'V', 'P', 'R', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '0', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'S', 'P', 'R', '_', '8', 0, 3033 /* 1211 */ 'Q', 'Q', 'Q', 'Q', 'P', 'R', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '8', 0, 3034 /* 1230 */ 'D', 'Q', 'u', 'a', 'd', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '8', 0, 3035 /* 1251 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', 'S', 'p', 'c', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '8', 0, 3036 /* 1274 */ 'V', 'C', 'C', 'R', 0, 3037 /* 1279 */ 'D', 'P', 'R', 0, 3038 /* 1283 */ 'h', 'G', 'P', 'R', '_', 'a', 'n', 'd', '_', 't', 'c', 'G', 'P', 'R', 0, 3039 /* 1298 */ 't', 'G', 'P', 'R', 'O', 'd', 'd', '_', 'a', 'n', 'd', '_', 't', 'c', 'G', 'P', 'R', 0, 3040 /* 1316 */ 't', 'G', 'P', 'R', 'E', 'v', 'e', 'n', '_', 'a', 'n', 'd', '_', 't', 'c', 'G', 'P', 'R', 0, 3041 /* 1335 */ 't', 'G', 'P', 'R', 'E', 'v', 'e', 'n', '_', 'a', 'n', 'd', '_', 'G', 'P', 'R', 'n', 'o', 'i', 'p', '_', 'a', 'n', 'd', '_', 't', 'c', 'G', 'P', 'R', 0, 3042 /* 1366 */ 'G', 'P', 'R', 'P', 'a', 'i', 'r', '_', 'w', 'i', 't', 'h', '_', 'g', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 't', 'c', 'G', 'P', 'R', 0, 3043 /* 1395 */ 'G', 'P', 'R', 'P', 'a', 'i', 'r', '_', 'w', 'i', 't', 'h', '_', 'g', 's', 'u', 'b', '_', '1', '_', 'i', 'n', '_', 't', 'c', 'G', 'P', 'R', 0, 3044 /* 1424 */ 'G', 'P', 'R', 'n', 'o', 's', 'p', '_', 'a', 'n', 'd', '_', 'G', 'P', 'R', 'n', 'o', 'p', 'c', '_', 'a', 'n', 'd', '_', 'h', 'G', 'P', 'R', 0, 3045 /* 1453 */ 'G', 'P', 'R', 'n', 'o', 's', 'p', '_', 'a', 'n', 'd', '_', 'G', 'P', 'R', 'n', 'o', 'p', 'c', '_', 'a', 'n', 'd', '_', 'G', 'P', 'R', 'n', 'o', 'i', 'p', '_', 'a', 'n', 'd', '_', 'h', 'G', 'P', 'R', 0, 3046 /* 1494 */ 'G', 'P', 'R', 'n', 'o', 's', 'p', '_', 'a', 'n', 'd', '_', 'G', 'P', 'R', 'n', 'o', 'i', 'p', '_', 'a', 'n', 'd', '_', 'h', 'G', 'P', 'R', 0, 3047 /* 1523 */ 'G', 'P', 'R', 'n', 'o', 's', 'p', '_', 'a', 'n', 'd', '_', 'h', 'G', 'P', 'R', 0, 3048 /* 1540 */ 'G', 'P', 'R', 'P', 'a', 'i', 'r', 'n', 'o', 's', 'p', '_', 'a', 'n', 'd', '_', 'G', 'P', 'R', 'P', 'a', 'i', 'r', '_', 'w', 'i', 't', 'h', '_', 'g', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'h', 'G', 'P', 'R', 0, 3049 /* 1584 */ 'r', 'G', 'P', 'R', 0, 3050 /* 1589 */ 'G', 'P', 'R', 'P', 'a', 'i', 'r', '_', 'w', 'i', 't', 'h', '_', 'g', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 't', 'G', 'P', 'R', 0, 3051 /* 1617 */ 'H', 'P', 'R', 0, 3052 /* 1621 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 'q', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'M', 'Q', 'P', 'R', 0, 3053 /* 1647 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '4', '_', 'a', 'n', 'd', '_', 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 'q', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'M', 'Q', 'P', 'R', 0, 3054 /* 1699 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '2', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', '_', 'a', 'n', 'd', '_', 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 'q', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'M', 'Q', 'P', 'R', 0, 3055 /* 1760 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '6', '_', 'a', 'n', 'd', '_', 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '2', '_', 's', 's', 'u', 'b', '_', '3', '_', 's', 's', 'u', 'b', '_', '4', '_', 's', 's', 'u', 'b', '_', '5', '_', 'i', 'n', '_', 'M', 'Q', 'P', 'R', 0, 3056 /* 1829 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', '_', 'a', 'n', 'd', '_', 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '2', '_', 's', 's', 'u', 'b', '_', '3', '_', 's', 's', 'u', 'b', '_', '4', '_', 's', 's', 'u', 'b', '_', '5', '_', 'i', 'n', '_', 'M', 'Q', 'P', 'R', 0, 3057 /* 1907 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '3', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', '_', 'a', 'n', 'd', '_', 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '2', '_', 's', 's', 'u', 'b', '_', '3', '_', 's', 's', 'u', 'b', '_', '4', '_', 's', 's', 'u', 'b', '_', '5', '_', 'i', 'n', '_', 'M', 'Q', 'P', 'R', 0, 3058 /* 1985 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 'd', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'D', 'P', 'R', '_', '8', '_', 'a', 'n', 'd', '_', 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '2', '_', 's', 's', 'u', 'b', '_', '3', '_', 's', 's', 'u', 'b', '_', '4', '_', 's', 's', 'u', 'b', '_', '5', '_', 'i', 'n', '_', 'M', 'Q', 'P', 'R', 0, 3059 /* 2067 */ 'M', 'Q', 'Q', 'P', 'R', 0, 3060 /* 2073 */ 'M', 'Q', 'Q', 'Q', 'Q', 'P', 'R', 0, 3061 /* 2081 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 'q', 's', 'u', 'b', '_', '0', '_', 'i', 'n', '_', 'Q', 'P', 'R', 0, 3062 /* 2108 */ 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '0', '_', 'a', 'n', 'd', '_', 'D', 'Q', 'u', 'a', 'd', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '2', '_', 's', 's', 'u', 'b', '_', '3', '_', 's', 's', 'u', 'b', '_', '4', '_', 's', 's', 'u', 'b', '_', '5', '_', 'i', 'n', '_', 'Q', 'P', 'R', 0, 3063 /* 2176 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '0', '_', 'a', 'n', 'd', '_', 'D', 'T', 'r', 'i', 'p', 'l', 'e', '_', 'w', 'i', 't', 'h', '_', 's', 's', 'u', 'b', '_', '2', '_', 's', 's', 'u', 'b', '_', '3', '_', 's', 's', 'u', 'b', '_', '4', '_', 's', 's', 'u', 'b', '_', '5', '_', 'i', 'n', '_', 'Q', 'P', 'R', 0, 3064 /* 2248 */ 'S', 'P', 'R', 0, 3065 /* 2252 */ 'F', 'P', 'W', 'i', 't', 'h', 'V', 'P', 'R', 0, 3066 /* 2262 */ 'G', 'P', 'R', 'w', 'i', 't', 'h', 'A', 'P', 'S', 'R', 0, 3067 /* 2274 */ 'G', 'P', 'R', 'w', 'i', 't', 'h', 'Z', 'R', 0, 3068 /* 2284 */ 'c', 'l', '_', 'F', 'P', 'S', 'C', 'R', '_', 'N', 'Z', 'C', 'V', 0, 3069 /* 2298 */ 'D', 'Q', 'u', 'a', 'd', 'S', 'p', 'c', 0, 3070 /* 2307 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', 'S', 'p', 'c', 0, 3071 /* 2318 */ 'D', 'P', 'a', 'i', 'r', 'S', 'p', 'c', 0, 3072 /* 2327 */ 'h', 'G', 'P', 'R', '_', 'a', 'n', 'd', '_', 't', 'G', 'P', 'R', 'w', 'i', 't', 'h', 'p', 'c', 0, 3073 /* 2347 */ 'G', 'P', 'R', 'n', 'o', 'i', 'p', '_', 'a', 'n', 'd', '_', 'G', 'P', 'R', 'n', 'o', 'p', 'c', 0, 3074 /* 2367 */ 'D', 'Q', 'u', 'a', 'd', 0, 3075 /* 2373 */ 'h', 'G', 'P', 'R', '_', 'a', 'n', 'd', '_', 't', 'G', 'P', 'R', 'O', 'd', 'd', 0, 3076 /* 2390 */ 't', 'G', 'P', 'R', '_', 'a', 'n', 'd', '_', 't', 'G', 'P', 'R', 'O', 'd', 'd', 0, 3077 /* 2407 */ 'D', 'T', 'r', 'i', 'p', 'l', 'e', 0, 3078 /* 2415 */ 'h', 'G', 'P', 'R', '_', 'a', 'n', 'd', '_', 't', 'G', 'P', 'R', 'E', 'v', 'e', 'n', 0, 3079 /* 2433 */ 't', 'G', 'P', 'R', '_', 'a', 'n', 'd', '_', 't', 'G', 'P', 'R', 'E', 'v', 'e', 'n', 0, 3080 /* 2451 */ 'h', 'G', 'P', 'R', '_', 'a', 'n', 'd', '_', 'G', 'P', 'R', 'n', 'o', 'i', 'p', '_', 'a', 'n', 'd', '_', 't', 'G', 'P', 'R', 'E', 'v', 'e', 'n', 0, 3081 /* 2481 */ 'G', 'P', 'R', 'n', 'o', 'i', 'p', 0, 3082 /* 2489 */ 'G', 'P', 'R', 'P', 'a', 'i', 'r', '_', 'w', 'i', 't', 'h', '_', 'g', 's', 'u', 'b', '_', '1', '_', 'i', 'n', '_', 'G', 'P', 'R', 's', 'p', 0, 3083 /* 2518 */ 'G', 'P', 'R', 'n', 'o', 'i', 'p', '_', 'a', 'n', 'd', '_', 'G', 'P', 'R', 'n', 'o', 's', 'p', 0, 3084 /* 2538 */ 'G', 'P', 'R', 'w', 'i', 't', 'h', 'A', 'P', 'S', 'R', 'n', 'o', 's', 'p', 0, 3085 /* 2554 */ 'G', 'P', 'R', 'w', 'i', 't', 'h', 'Z', 'R', 'n', 'o', 's', 'p', 0, 3086 /* 2568 */ 'G', 'P', 'R', 'n', 'o', 'i', 'p', '_', 'a', 'n', 'd', '_', 'G', 'P', 'R', 'w', 'i', 't', 'h', 'A', 'P', 'S', 'R', '_', 'N', 'Z', 'C', 'V', 'n', 'o', 's', 'p', 0, 3087 /* 2601 */ 'G', 'P', 'R', 'P', 'a', 'i', 'r', 'n', 'o', 's', 'p', 0, 3088 /* 2613 */ 'D', 'P', 'a', 'i', 'r', 0, 3089 /* 2619 */ 'G', 'P', 'R', 'P', 'a', 'i', 'r', 0, 3090 /* 2627 */ 'G', 'P', 'R', 'l', 'r', 0, 3091 /* 2633 */ 'F', 'P', 'C', 'X', 'T', 'R', 'e', 'g', 's', 0, 3092 0 3093}; 3094 3095extern const MCRegisterClass ARMMCRegisterClasses[] = { 3096 { HPR, HPRBits, 1617, 32, sizeof(HPRBits), ARM::HPRRegClassID, 16, 1, true }, 3097 { FPWithVPR, FPWithVPRBits, 2252, 65, sizeof(FPWithVPRBits), ARM::FPWithVPRRegClassID, 32, 1, false }, 3098 { SPR, SPRBits, 2248, 32, sizeof(SPRBits), ARM::SPRRegClassID, 32, 1, true }, 3099 { FPWithVPR_with_ssub_0, FPWithVPR_with_ssub_0Bits, 19, 16, sizeof(FPWithVPR_with_ssub_0Bits), ARM::FPWithVPR_with_ssub_0RegClassID, 32, 1, false }, 3100 { GPR, GPRBits, 1294, 16, sizeof(GPRBits), ARM::GPRRegClassID, 32, 1, true }, 3101 { GPRwithAPSR, GPRwithAPSRBits, 2262, 16, sizeof(GPRwithAPSRBits), ARM::GPRwithAPSRRegClassID, 32, 1, true }, 3102 { GPRwithZR, GPRwithZRBits, 2274, 16, sizeof(GPRwithZRBits), ARM::GPRwithZRRegClassID, 32, 1, true }, 3103 { SPR_8, SPR_8Bits, 1205, 16, sizeof(SPR_8Bits), ARM::SPR_8RegClassID, 32, 1, true }, 3104 { GPRnopc, GPRnopcBits, 2359, 15, sizeof(GPRnopcBits), ARM::GPRnopcRegClassID, 32, 1, true }, 3105 { GPRnosp, GPRnospBits, 2530, 15, sizeof(GPRnospBits), ARM::GPRnospRegClassID, 32, 1, true }, 3106 { GPRwithAPSR_NZCVnosp, GPRwithAPSR_NZCVnospBits, 2580, 15, sizeof(GPRwithAPSR_NZCVnospBits), ARM::GPRwithAPSR_NZCVnospRegClassID, 32, 1, false }, 3107 { GPRwithAPSRnosp, GPRwithAPSRnospBits, 2538, 15, sizeof(GPRwithAPSRnospBits), ARM::GPRwithAPSRnospRegClassID, 32, 1, false }, 3108 { GPRwithZRnosp, GPRwithZRnospBits, 2554, 15, sizeof(GPRwithZRnospBits), ARM::GPRwithZRnospRegClassID, 32, 1, true }, 3109 { GPRnoip, GPRnoipBits, 2481, 14, sizeof(GPRnoipBits), ARM::GPRnoipRegClassID, 32, 1, true }, 3110 { rGPR, rGPRBits, 1584, 14, sizeof(rGPRBits), ARM::rGPRRegClassID, 32, 1, true }, 3111 { GPRnoip_and_GPRnopc, GPRnoip_and_GPRnopcBits, 2347, 13, sizeof(GPRnoip_and_GPRnopcBits), ARM::GPRnoip_and_GPRnopcRegClassID, 32, 1, true }, 3112 { GPRnoip_and_GPRnosp, GPRnoip_and_GPRnospBits, 2518, 13, sizeof(GPRnoip_and_GPRnospBits), ARM::GPRnoip_and_GPRnospRegClassID, 32, 1, true }, 3113 { GPRnoip_and_GPRwithAPSR_NZCVnosp, GPRnoip_and_GPRwithAPSR_NZCVnospBits, 2568, 12, sizeof(GPRnoip_and_GPRwithAPSR_NZCVnospBits), ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClassID, 32, 1, true }, 3114 { tGPRwithpc, tGPRwithpcBits, 2336, 9, sizeof(tGPRwithpcBits), ARM::tGPRwithpcRegClassID, 32, 1, true }, 3115 { FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8, FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8Bits, 1168, 8, sizeof(FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8Bits), ARM::FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8RegClassID, 32, 1, false }, 3116 { hGPR, hGPRBits, 1448, 8, sizeof(hGPRBits), ARM::hGPRRegClassID, 32, 1, true }, 3117 { tGPR, tGPRBits, 1612, 8, sizeof(tGPRBits), ARM::tGPRRegClassID, 32, 1, true }, 3118 { tGPREven, tGPREvenBits, 2424, 8, sizeof(tGPREvenBits), ARM::tGPREvenRegClassID, 32, 1, true }, 3119 { GPRnopc_and_hGPR, GPRnopc_and_hGPRBits, 1436, 7, sizeof(GPRnopc_and_hGPRBits), ARM::GPRnopc_and_hGPRRegClassID, 32, 1, true }, 3120 { GPRnosp_and_hGPR, GPRnosp_and_hGPRBits, 1523, 7, sizeof(GPRnosp_and_hGPRBits), ARM::GPRnosp_and_hGPRRegClassID, 32, 1, true }, 3121 { GPRnoip_and_hGPR, GPRnoip_and_hGPRBits, 1477, 6, sizeof(GPRnoip_and_hGPRBits), ARM::GPRnoip_and_hGPRRegClassID, 32, 1, true }, 3122 { GPRnoip_and_tGPREven, GPRnoip_and_tGPREvenBits, 2460, 6, sizeof(GPRnoip_and_tGPREvenBits), ARM::GPRnoip_and_tGPREvenRegClassID, 32, 1, true }, 3123 { GPRnosp_and_GPRnopc_and_hGPR, GPRnosp_and_GPRnopc_and_hGPRBits, 1424, 6, sizeof(GPRnosp_and_GPRnopc_and_hGPRBits), ARM::GPRnosp_and_GPRnopc_and_hGPRRegClassID, 32, 1, true }, 3124 { tGPROdd, tGPROddBits, 2382, 6, sizeof(tGPROddBits), ARM::tGPROddRegClassID, 32, 1, true }, 3125 { GPRnopc_and_GPRnoip_and_hGPR, GPRnopc_and_GPRnoip_and_hGPRBits, 1465, 5, sizeof(GPRnopc_and_GPRnoip_and_hGPRBits), ARM::GPRnopc_and_GPRnoip_and_hGPRRegClassID, 32, 1, true }, 3126 { GPRnosp_and_GPRnoip_and_hGPR, GPRnosp_and_GPRnoip_and_hGPRBits, 1494, 5, sizeof(GPRnosp_and_GPRnoip_and_hGPRBits), ARM::GPRnosp_and_GPRnoip_and_hGPRRegClassID, 32, 1, true }, 3127 { tcGPR, tcGPRBits, 1292, 5, sizeof(tcGPRBits), ARM::tcGPRRegClassID, 32, 1, true }, 3128 { GPRnoip_and_tcGPR, GPRnoip_and_tcGPRBits, 1348, 4, sizeof(GPRnoip_and_tcGPRBits), ARM::GPRnoip_and_tcGPRRegClassID, 32, 1, true }, 3129 { GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR, GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRBits, 1453, 4, sizeof(GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRBits), ARM::GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRRegClassID, 32, 1, true }, 3130 { hGPR_and_tGPREven, hGPR_and_tGPREvenBits, 2415, 4, sizeof(hGPR_and_tGPREvenBits), ARM::hGPR_and_tGPREvenRegClassID, 32, 1, true }, 3131 { tGPR_and_tGPREven, tGPR_and_tGPREvenBits, 2433, 4, sizeof(tGPR_and_tGPREvenBits), ARM::tGPR_and_tGPREvenRegClassID, 32, 1, true }, 3132 { tGPR_and_tGPROdd, tGPR_and_tGPROddBits, 2390, 4, sizeof(tGPR_and_tGPROddBits), ARM::tGPR_and_tGPROddRegClassID, 32, 1, true }, 3133 { tGPREven_and_tcGPR, tGPREven_and_tcGPRBits, 1316, 3, sizeof(tGPREven_and_tcGPRBits), ARM::tGPREven_and_tcGPRRegClassID, 32, 1, true }, 3134 { hGPR_and_GPRnoip_and_tGPREven, hGPR_and_GPRnoip_and_tGPREvenBits, 2451, 2, sizeof(hGPR_and_GPRnoip_and_tGPREvenBits), ARM::hGPR_and_GPRnoip_and_tGPREvenRegClassID, 32, 1, true }, 3135 { hGPR_and_tGPROdd, hGPR_and_tGPROddBits, 2373, 2, sizeof(hGPR_and_tGPROddBits), ARM::hGPR_and_tGPROddRegClassID, 32, 1, true }, 3136 { tGPREven_and_GPRnoip_and_tcGPR, tGPREven_and_GPRnoip_and_tcGPRBits, 1335, 2, sizeof(tGPREven_and_GPRnoip_and_tcGPRBits), ARM::tGPREven_and_GPRnoip_and_tcGPRRegClassID, 32, 1, true }, 3137 { tGPROdd_and_tcGPR, tGPROdd_and_tcGPRBits, 1298, 2, sizeof(tGPROdd_and_tcGPRBits), ARM::tGPROdd_and_tcGPRRegClassID, 32, 1, true }, 3138 { CCR, CCRBits, 1275, 1, sizeof(CCRBits), ARM::CCRRegClassID, 32, -1, false }, 3139 { FPCXTRegs, FPCXTRegsBits, 2633, 1, sizeof(FPCXTRegsBits), ARM::FPCXTRegsRegClassID, 32, 1, true }, 3140 { GPRlr, GPRlrBits, 2627, 1, sizeof(GPRlrBits), ARM::GPRlrRegClassID, 32, 1, true }, 3141 { GPRsp, GPRspBits, 2512, 1, sizeof(GPRspBits), ARM::GPRspRegClassID, 32, 1, true }, 3142 { VCCR, VCCRBits, 1274, 1, sizeof(VCCRBits), ARM::VCCRRegClassID, 32, 1, true }, 3143 { cl_FPSCR_NZCV, cl_FPSCR_NZCVBits, 2284, 1, sizeof(cl_FPSCR_NZCVBits), ARM::cl_FPSCR_NZCVRegClassID, 32, 1, true }, 3144 { hGPR_and_tGPRwithpc, hGPR_and_tGPRwithpcBits, 2327, 1, sizeof(hGPR_and_tGPRwithpcBits), ARM::hGPR_and_tGPRwithpcRegClassID, 32, 1, true }, 3145 { hGPR_and_tcGPR, hGPR_and_tcGPRBits, 1283, 1, sizeof(hGPR_and_tcGPRBits), ARM::hGPR_and_tcGPRRegClassID, 32, 1, true }, 3146 { DPR, DPRBits, 1279, 32, sizeof(DPRBits), ARM::DPRRegClassID, 64, 1, true }, 3147 { DPR_VFP2, DPR_VFP2Bits, 162, 16, sizeof(DPR_VFP2Bits), ARM::DPR_VFP2RegClassID, 64, 1, true }, 3148 { DPR_8, DPR_8Bits, 399, 8, sizeof(DPR_8Bits), ARM::DPR_8RegClassID, 64, 1, true }, 3149 { GPRPair, GPRPairBits, 2619, 7, sizeof(GPRPairBits), ARM::GPRPairRegClassID, 64, 1, true }, 3150 { GPRPairnosp, GPRPairnospBits, 2601, 6, sizeof(GPRPairnospBits), ARM::GPRPairnospRegClassID, 64, 1, true }, 3151 { GPRPair_with_gsub_0_in_tGPR, GPRPair_with_gsub_0_in_tGPRBits, 1589, 4, sizeof(GPRPair_with_gsub_0_in_tGPRBits), ARM::GPRPair_with_gsub_0_in_tGPRRegClassID, 64, 1, true }, 3152 { GPRPair_with_gsub_0_in_hGPR, GPRPair_with_gsub_0_in_hGPRBits, 1556, 3, sizeof(GPRPair_with_gsub_0_in_hGPRBits), ARM::GPRPair_with_gsub_0_in_hGPRRegClassID, 64, 1, true }, 3153 { GPRPair_with_gsub_0_in_tcGPR, GPRPair_with_gsub_0_in_tcGPRBits, 1366, 3, sizeof(GPRPair_with_gsub_0_in_tcGPRBits), ARM::GPRPair_with_gsub_0_in_tcGPRRegClassID, 64, 1, true }, 3154 { GPRPair_with_gsub_1_in_tcGPR, GPRPair_with_gsub_1_in_tcGPRBits, 1395, 2, sizeof(GPRPair_with_gsub_1_in_tcGPRBits), ARM::GPRPair_with_gsub_1_in_tcGPRRegClassID, 64, 1, true }, 3155 { GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR, GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRBits, 1540, 2, sizeof(GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRBits), ARM::GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRRegClassID, 64, 1, true }, 3156 { GPRPair_with_gsub_1_in_GPRsp, GPRPair_with_gsub_1_in_GPRspBits, 2489, 1, sizeof(GPRPair_with_gsub_1_in_GPRspBits), ARM::GPRPair_with_gsub_1_in_GPRspRegClassID, 64, 1, true }, 3157 { DPairSpc, DPairSpcBits, 2318, 30, sizeof(DPairSpcBits), ARM::DPairSpcRegClassID, 128, 1, true }, 3158 { DPairSpc_with_ssub_0, DPairSpc_with_ssub_0Bits, 85, 16, sizeof(DPairSpc_with_ssub_0Bits), ARM::DPairSpc_with_ssub_0RegClassID, 128, 1, true }, 3159 { DPairSpc_with_ssub_4, DPairSpc_with_ssub_4Bits, 299, 14, sizeof(DPairSpc_with_ssub_4Bits), ARM::DPairSpc_with_ssub_4RegClassID, 128, 1, true }, 3160 { DPairSpc_with_dsub_0_in_DPR_8, DPairSpc_with_dsub_0_in_DPR_8Bits, 467, 8, sizeof(DPairSpc_with_dsub_0_in_DPR_8Bits), ARM::DPairSpc_with_dsub_0_in_DPR_8RegClassID, 128, 1, true }, 3161 { DPairSpc_with_dsub_2_in_DPR_8, DPairSpc_with_dsub_2_in_DPR_8Bits, 754, 6, sizeof(DPairSpc_with_dsub_2_in_DPR_8Bits), ARM::DPairSpc_with_dsub_2_in_DPR_8RegClassID, 128, 1, true }, 3162 { DPair, DPairBits, 2613, 31, sizeof(DPairBits), ARM::DPairRegClassID, 128, 1, true }, 3163 { DPair_with_ssub_0, DPair_with_ssub_0Bits, 144, 16, sizeof(DPair_with_ssub_0Bits), ARM::DPair_with_ssub_0RegClassID, 128, 1, true }, 3164 { QPR, QPRBits, 1643, 16, sizeof(QPRBits), ARM::QPRRegClassID, 128, 1, true }, 3165 { DPair_with_ssub_2, DPair_with_ssub_2Bits, 218, 15, sizeof(DPair_with_ssub_2Bits), ARM::DPair_with_ssub_2RegClassID, 128, 1, true }, 3166 { DPair_with_dsub_0_in_DPR_8, DPair_with_dsub_0_in_DPR_8Bits, 553, 8, sizeof(DPair_with_dsub_0_in_DPR_8Bits), ARM::DPair_with_dsub_0_in_DPR_8RegClassID, 128, 1, true }, 3167 { MQPR, MQPRBits, 1642, 8, sizeof(MQPRBits), ARM::MQPRRegClassID, 128, 1, true }, 3168 { QPR_VFP2, QPR_VFP2Bits, 171, 8, sizeof(QPR_VFP2Bits), ARM::QPR_VFP2RegClassID, 128, 1, true }, 3169 { DPair_with_dsub_1_in_DPR_8, DPair_with_dsub_1_in_DPR_8Bits, 636, 7, sizeof(DPair_with_dsub_1_in_DPR_8Bits), ARM::DPair_with_dsub_1_in_DPR_8RegClassID, 128, 1, true }, 3170 { QPR_8, QPR_8Bits, 1008, 4, sizeof(QPR_8Bits), ARM::QPR_8RegClassID, 128, 1, true }, 3171 { DTriple, DTripleBits, 2407, 30, sizeof(DTripleBits), ARM::DTripleRegClassID, 192, 1, true }, 3172 { DTripleSpc, DTripleSpcBits, 2307, 28, sizeof(DTripleSpcBits), ARM::DTripleSpcRegClassID, 192, 1, true }, 3173 { DTripleSpc_with_ssub_0, DTripleSpc_with_ssub_0Bits, 62, 16, sizeof(DTripleSpc_with_ssub_0Bits), ARM::DTripleSpc_with_ssub_0RegClassID, 192, 1, true }, 3174 { DTriple_with_ssub_0, DTriple_with_ssub_0Bits, 124, 16, sizeof(DTriple_with_ssub_0Bits), ARM::DTriple_with_ssub_0RegClassID, 192, 1, true }, 3175 { DTriple_with_qsub_0_in_QPR, DTriple_with_qsub_0_in_QPRBits, 2081, 15, sizeof(DTriple_with_qsub_0_in_QPRBits), ARM::DTriple_with_qsub_0_in_QPRRegClassID, 192, 1, true }, 3176 { DTriple_with_ssub_2, DTriple_with_ssub_2Bits, 198, 15, sizeof(DTriple_with_ssub_2Bits), ARM::DTriple_with_ssub_2RegClassID, 192, 1, true }, 3177 { DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR, DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRBits, 2200, 15, sizeof(DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRBits), ARM::DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClassID, 192, 1, true }, 3178 { DTripleSpc_with_ssub_4, DTripleSpc_with_ssub_4Bits, 276, 14, sizeof(DTripleSpc_with_ssub_4Bits), ARM::DTripleSpc_with_ssub_4RegClassID, 192, 1, true }, 3179 { DTriple_with_ssub_4, DTriple_with_ssub_4Bits, 338, 14, sizeof(DTriple_with_ssub_4Bits), ARM::DTriple_with_ssub_4RegClassID, 192, 1, true }, 3180 { DTripleSpc_with_ssub_8, DTripleSpc_with_ssub_8Bits, 1251, 12, sizeof(DTripleSpc_with_ssub_8Bits), ARM::DTripleSpc_with_ssub_8RegClassID, 192, 1, true }, 3181 { DTripleSpc_with_dsub_0_in_DPR_8, DTripleSpc_with_dsub_0_in_DPR_8Bits, 435, 8, sizeof(DTripleSpc_with_dsub_0_in_DPR_8Bits), ARM::DTripleSpc_with_dsub_0_in_DPR_8RegClassID, 192, 1, true }, 3182 { DTriple_with_dsub_0_in_DPR_8, DTriple_with_dsub_0_in_DPR_8Bits, 524, 8, sizeof(DTriple_with_dsub_0_in_DPR_8Bits), ARM::DTriple_with_dsub_0_in_DPR_8RegClassID, 192, 1, true }, 3183 { DTriple_with_qsub_0_in_MQPR, DTriple_with_qsub_0_in_MQPRBits, 1671, 8, sizeof(DTriple_with_qsub_0_in_MQPRBits), ARM::DTriple_with_qsub_0_in_MQPRRegClassID, 192, 1, true }, 3184 { DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR, DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRBits, 2176, 8, sizeof(DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRBits), ARM::DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClassID, 192, 1, true }, 3185 { DTriple_with_dsub_1_in_DPR_8, DTriple_with_dsub_1_in_DPR_8Bits, 607, 7, sizeof(DTriple_with_dsub_1_in_DPR_8Bits), ARM::DTriple_with_dsub_1_in_DPR_8RegClassID, 192, 1, true }, 3186 { DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR, DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits, 2018, 7, sizeof(DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits), ARM::DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID, 192, 1, true }, 3187 { DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR, DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRBits, 1647, 7, sizeof(DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRBits), ARM::DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRRegClassID, 192, 1, true }, 3188 { DTripleSpc_with_dsub_2_in_DPR_8, DTripleSpc_with_dsub_2_in_DPR_8Bits, 722, 6, sizeof(DTripleSpc_with_dsub_2_in_DPR_8Bits), ARM::DTripleSpc_with_dsub_2_in_DPR_8RegClassID, 192, 1, true }, 3189 { DTriple_with_dsub_2_in_DPR_8, DTriple_with_dsub_2_in_DPR_8Bits, 811, 6, sizeof(DTriple_with_dsub_2_in_DPR_8Bits), ARM::DTriple_with_dsub_2_in_DPR_8RegClassID, 192, 1, true }, 3190 { DTripleSpc_with_dsub_4_in_DPR_8, DTripleSpc_with_dsub_4_in_DPR_8Bits, 926, 4, sizeof(DTripleSpc_with_dsub_4_in_DPR_8Bits), ARM::DTripleSpc_with_dsub_4_in_DPR_8RegClassID, 192, 1, true }, 3191 { DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR, DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits, 1985, 4, sizeof(DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits), ARM::DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID, 192, 1, true }, 3192 { DTriple_with_qsub_0_in_QPR_8, DTriple_with_qsub_0_in_QPR_8Bits, 1014, 4, sizeof(DTriple_with_qsub_0_in_QPR_8Bits), ARM::DTriple_with_qsub_0_in_QPR_8RegClassID, 192, 1, true }, 3193 { DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR, DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRBits, 1699, 3, sizeof(DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRBits), ARM::DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRRegClassID, 192, 1, true }, 3194 { DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8, DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8Bits, 1118, 3, sizeof(DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8Bits), ARM::DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClassID, 192, 1, true }, 3195 { DQuadSpc, DQuadSpcBits, 2298, 28, sizeof(DQuadSpcBits), ARM::DQuadSpcRegClassID, 256, 1, true }, 3196 { DQuadSpc_with_ssub_0, DQuadSpc_with_ssub_0Bits, 41, 16, sizeof(DQuadSpc_with_ssub_0Bits), ARM::DQuadSpc_with_ssub_0RegClassID, 256, 1, true }, 3197 { DQuadSpc_with_ssub_4, DQuadSpc_with_ssub_4Bits, 255, 14, sizeof(DQuadSpc_with_ssub_4Bits), ARM::DQuadSpc_with_ssub_4RegClassID, 256, 1, true }, 3198 { DQuadSpc_with_ssub_8, DQuadSpc_with_ssub_8Bits, 1230, 12, sizeof(DQuadSpc_with_ssub_8Bits), ARM::DQuadSpc_with_ssub_8RegClassID, 256, 1, true }, 3199 { DQuadSpc_with_dsub_0_in_DPR_8, DQuadSpc_with_dsub_0_in_DPR_8Bits, 405, 8, sizeof(DQuadSpc_with_dsub_0_in_DPR_8Bits), ARM::DQuadSpc_with_dsub_0_in_DPR_8RegClassID, 256, 1, true }, 3200 { DQuadSpc_with_dsub_2_in_DPR_8, DQuadSpc_with_dsub_2_in_DPR_8Bits, 692, 6, sizeof(DQuadSpc_with_dsub_2_in_DPR_8Bits), ARM::DQuadSpc_with_dsub_2_in_DPR_8RegClassID, 256, 1, true }, 3201 { DQuadSpc_with_dsub_4_in_DPR_8, DQuadSpc_with_dsub_4_in_DPR_8Bits, 896, 4, sizeof(DQuadSpc_with_dsub_4_in_DPR_8Bits), ARM::DQuadSpc_with_dsub_4_in_DPR_8RegClassID, 256, 1, true }, 3202 { DQuad, DQuadBits, 2367, 29, sizeof(DQuadBits), ARM::DQuadRegClassID, 256, 1, true }, 3203 { DQuad_with_ssub_0, DQuad_with_ssub_0Bits, 106, 16, sizeof(DQuad_with_ssub_0Bits), ARM::DQuad_with_ssub_0RegClassID, 256, 1, true }, 3204 { DQuad_with_ssub_2, DQuad_with_ssub_2Bits, 180, 15, sizeof(DQuad_with_ssub_2Bits), ARM::DQuad_with_ssub_2RegClassID, 256, 1, true }, 3205 { QQPR, QQPRBits, 2068, 15, sizeof(QQPRBits), ARM::QQPRRegClassID, 256, 1, true }, 3206 { DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR, DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRBits, 2130, 14, sizeof(DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRBits), ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClassID, 256, 1, true }, 3207 { DQuad_with_ssub_4, DQuad_with_ssub_4Bits, 320, 14, sizeof(DQuad_with_ssub_4Bits), ARM::DQuad_with_ssub_4RegClassID, 256, 1, true }, 3208 { DQuad_with_ssub_6, DQuad_with_ssub_6Bits, 358, 13, sizeof(DQuad_with_ssub_6Bits), ARM::DQuad_with_ssub_6RegClassID, 256, 1, true }, 3209 { DQuad_with_dsub_0_in_DPR_8, DQuad_with_dsub_0_in_DPR_8Bits, 497, 8, sizeof(DQuad_with_dsub_0_in_DPR_8Bits), ARM::DQuad_with_dsub_0_in_DPR_8RegClassID, 256, 1, true }, 3210 { DQuad_with_qsub_0_in_MQPR, DQuad_with_qsub_0_in_MQPRBits, 1621, 8, sizeof(DQuad_with_qsub_0_in_MQPRBits), ARM::DQuad_with_qsub_0_in_MQPRRegClassID, 256, 1, true }, 3211 { DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR, DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRBits, 2108, 8, sizeof(DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRBits), ARM::DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClassID, 256, 1, true }, 3212 { DQuad_with_dsub_1_in_DPR_8, DQuad_with_dsub_1_in_DPR_8Bits, 580, 7, sizeof(DQuad_with_dsub_1_in_DPR_8Bits), ARM::DQuad_with_dsub_1_in_DPR_8RegClassID, 256, 1, true }, 3213 { DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR, DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits, 1782, 7, sizeof(DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits), ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID, 256, 1, true }, 3214 { MQQPR, MQQPRBits, 2067, 7, sizeof(MQQPRBits), ARM::MQQPRRegClassID, 256, 1, true }, 3215 { DQuad_with_dsub_2_in_DPR_8, DQuad_with_dsub_2_in_DPR_8Bits, 784, 6, sizeof(DQuad_with_dsub_2_in_DPR_8Bits), ARM::DQuad_with_dsub_2_in_DPR_8RegClassID, 256, 1, true }, 3216 { DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR, DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits, 1760, 6, sizeof(DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits), ARM::DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID, 256, 1, true }, 3217 { DQuad_with_dsub_3_in_DPR_8, DQuad_with_dsub_3_in_DPR_8Bits, 840, 5, sizeof(DQuad_with_dsub_3_in_DPR_8Bits), ARM::DQuad_with_dsub_3_in_DPR_8RegClassID, 256, 1, true }, 3218 { DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR, DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits, 1829, 4, sizeof(DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits), ARM::DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID, 256, 1, true }, 3219 { DQuad_with_qsub_0_in_QPR_8, DQuad_with_qsub_0_in_QPR_8Bits, 987, 4, sizeof(DQuad_with_qsub_0_in_QPR_8Bits), ARM::DQuad_with_qsub_0_in_QPR_8RegClassID, 256, 1, true }, 3220 { DQuad_with_qsub_1_in_QPR_8, DQuad_with_qsub_1_in_QPR_8Bits, 1043, 3, sizeof(DQuad_with_qsub_1_in_QPR_8Bits), ARM::DQuad_with_qsub_1_in_QPR_8RegClassID, 256, 1, true }, 3221 { DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8, DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8Bits, 1070, 3, sizeof(DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8Bits), ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClassID, 256, 1, true }, 3222 { DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR, DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits, 1907, 2, sizeof(DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRBits), ARM::DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID, 256, 1, true }, 3223 { QQQQPR, QQQQPRBits, 2074, 13, sizeof(QQQQPRBits), ARM::QQQQPRRegClassID, 512, 1, true }, 3224 { QQQQPR_with_ssub_0, QQQQPR_with_ssub_0Bits, 0, 8, sizeof(QQQQPR_with_ssub_0Bits), ARM::QQQQPR_with_ssub_0RegClassID, 512, 1, true }, 3225 { QQQQPR_with_ssub_4, QQQQPR_with_ssub_4Bits, 236, 7, sizeof(QQQQPR_with_ssub_4Bits), ARM::QQQQPR_with_ssub_4RegClassID, 512, 1, true }, 3226 { QQQQPR_with_ssub_8, QQQQPR_with_ssub_8Bits, 1211, 6, sizeof(QQQQPR_with_ssub_8Bits), ARM::QQQQPR_with_ssub_8RegClassID, 512, 1, true }, 3227 { MQQQQPR, MQQQQPRBits, 2073, 5, sizeof(MQQQQPRBits), ARM::MQQQQPRRegClassID, 512, 1, true }, 3228 { MQQQQPR_with_dsub_0_in_DPR_8, MQQQQPR_with_dsub_0_in_DPR_8Bits, 376, 4, sizeof(MQQQQPR_with_dsub_0_in_DPR_8Bits), ARM::MQQQQPR_with_dsub_0_in_DPR_8RegClassID, 512, 1, true }, 3229 { MQQQQPR_with_dsub_2_in_DPR_8, MQQQQPR_with_dsub_2_in_DPR_8Bits, 663, 3, sizeof(MQQQQPR_with_dsub_2_in_DPR_8Bits), ARM::MQQQQPR_with_dsub_2_in_DPR_8RegClassID, 512, 1, true }, 3230 { MQQQQPR_with_dsub_4_in_DPR_8, MQQQQPR_with_dsub_4_in_DPR_8Bits, 867, 2, sizeof(MQQQQPR_with_dsub_4_in_DPR_8Bits), ARM::MQQQQPR_with_dsub_4_in_DPR_8RegClassID, 512, 1, true }, 3231 { MQQQQPR_with_dsub_6_in_DPR_8, MQQQQPR_with_dsub_6_in_DPR_8Bits, 958, 1, sizeof(MQQQQPR_with_dsub_6_in_DPR_8Bits), ARM::MQQQQPR_with_dsub_6_in_DPR_8RegClassID, 512, 1, true }, 3232}; 3233 3234// ARM Dwarf<->LLVM register mappings. 3235extern const MCRegisterInfo::DwarfLLVMRegPair ARMDwarfFlavour0Dwarf2L[] = { 3236 { 0U, ARM::R0 }, 3237 { 1U, ARM::R1 }, 3238 { 2U, ARM::R2 }, 3239 { 3U, ARM::R3 }, 3240 { 4U, ARM::R4 }, 3241 { 5U, ARM::R5 }, 3242 { 6U, ARM::R6 }, 3243 { 7U, ARM::R7 }, 3244 { 8U, ARM::R8 }, 3245 { 9U, ARM::R9 }, 3246 { 10U, ARM::R10 }, 3247 { 11U, ARM::R11 }, 3248 { 12U, ARM::R12 }, 3249 { 13U, ARM::SP }, 3250 { 14U, ARM::LR }, 3251 { 15U, ARM::ZR }, 3252 { 143U, ARM::RA_AUTH_CODE }, 3253 { 256U, ARM::D0 }, 3254 { 257U, ARM::D1 }, 3255 { 258U, ARM::D2 }, 3256 { 259U, ARM::D3 }, 3257 { 260U, ARM::D4 }, 3258 { 261U, ARM::D5 }, 3259 { 262U, ARM::D6 }, 3260 { 263U, ARM::D7 }, 3261 { 264U, ARM::D8 }, 3262 { 265U, ARM::D9 }, 3263 { 266U, ARM::D10 }, 3264 { 267U, ARM::D11 }, 3265 { 268U, ARM::D12 }, 3266 { 269U, ARM::D13 }, 3267 { 270U, ARM::D14 }, 3268 { 271U, ARM::D15 }, 3269 { 272U, ARM::D16 }, 3270 { 273U, ARM::D17 }, 3271 { 274U, ARM::D18 }, 3272 { 275U, ARM::D19 }, 3273 { 276U, ARM::D20 }, 3274 { 277U, ARM::D21 }, 3275 { 278U, ARM::D22 }, 3276 { 279U, ARM::D23 }, 3277 { 280U, ARM::D24 }, 3278 { 281U, ARM::D25 }, 3279 { 282U, ARM::D26 }, 3280 { 283U, ARM::D27 }, 3281 { 284U, ARM::D28 }, 3282 { 285U, ARM::D29 }, 3283 { 286U, ARM::D30 }, 3284 { 287U, ARM::D31 }, 3285}; 3286extern const unsigned ARMDwarfFlavour0Dwarf2LSize = std::size(ARMDwarfFlavour0Dwarf2L); 3287 3288extern const MCRegisterInfo::DwarfLLVMRegPair ARMEHFlavour0Dwarf2L[] = { 3289 { 0U, ARM::R0 }, 3290 { 1U, ARM::R1 }, 3291 { 2U, ARM::R2 }, 3292 { 3U, ARM::R3 }, 3293 { 4U, ARM::R4 }, 3294 { 5U, ARM::R5 }, 3295 { 6U, ARM::R6 }, 3296 { 7U, ARM::R7 }, 3297 { 8U, ARM::R8 }, 3298 { 9U, ARM::R9 }, 3299 { 10U, ARM::R10 }, 3300 { 11U, ARM::R11 }, 3301 { 12U, ARM::R12 }, 3302 { 13U, ARM::SP }, 3303 { 14U, ARM::LR }, 3304 { 15U, ARM::ZR }, 3305 { 143U, ARM::RA_AUTH_CODE }, 3306 { 256U, ARM::D0 }, 3307 { 257U, ARM::D1 }, 3308 { 258U, ARM::D2 }, 3309 { 259U, ARM::D3 }, 3310 { 260U, ARM::D4 }, 3311 { 261U, ARM::D5 }, 3312 { 262U, ARM::D6 }, 3313 { 263U, ARM::D7 }, 3314 { 264U, ARM::D8 }, 3315 { 265U, ARM::D9 }, 3316 { 266U, ARM::D10 }, 3317 { 267U, ARM::D11 }, 3318 { 268U, ARM::D12 }, 3319 { 269U, ARM::D13 }, 3320 { 270U, ARM::D14 }, 3321 { 271U, ARM::D15 }, 3322 { 272U, ARM::D16 }, 3323 { 273U, ARM::D17 }, 3324 { 274U, ARM::D18 }, 3325 { 275U, ARM::D19 }, 3326 { 276U, ARM::D20 }, 3327 { 277U, ARM::D21 }, 3328 { 278U, ARM::D22 }, 3329 { 279U, ARM::D23 }, 3330 { 280U, ARM::D24 }, 3331 { 281U, ARM::D25 }, 3332 { 282U, ARM::D26 }, 3333 { 283U, ARM::D27 }, 3334 { 284U, ARM::D28 }, 3335 { 285U, ARM::D29 }, 3336 { 286U, ARM::D30 }, 3337 { 287U, ARM::D31 }, 3338}; 3339extern const unsigned ARMEHFlavour0Dwarf2LSize = std::size(ARMEHFlavour0Dwarf2L); 3340 3341extern const MCRegisterInfo::DwarfLLVMRegPair ARMDwarfFlavour0L2Dwarf[] = { 3342 { ARM::LR, 14U }, 3343 { ARM::PC, 15U }, 3344 { ARM::RA_AUTH_CODE, 143U }, 3345 { ARM::SP, 13U }, 3346 { ARM::ZR, 15U }, 3347 { ARM::D0, 256U }, 3348 { ARM::D1, 257U }, 3349 { ARM::D2, 258U }, 3350 { ARM::D3, 259U }, 3351 { ARM::D4, 260U }, 3352 { ARM::D5, 261U }, 3353 { ARM::D6, 262U }, 3354 { ARM::D7, 263U }, 3355 { ARM::D8, 264U }, 3356 { ARM::D9, 265U }, 3357 { ARM::D10, 266U }, 3358 { ARM::D11, 267U }, 3359 { ARM::D12, 268U }, 3360 { ARM::D13, 269U }, 3361 { ARM::D14, 270U }, 3362 { ARM::D15, 271U }, 3363 { ARM::D16, 272U }, 3364 { ARM::D17, 273U }, 3365 { ARM::D18, 274U }, 3366 { ARM::D19, 275U }, 3367 { ARM::D20, 276U }, 3368 { ARM::D21, 277U }, 3369 { ARM::D22, 278U }, 3370 { ARM::D23, 279U }, 3371 { ARM::D24, 280U }, 3372 { ARM::D25, 281U }, 3373 { ARM::D26, 282U }, 3374 { ARM::D27, 283U }, 3375 { ARM::D28, 284U }, 3376 { ARM::D29, 285U }, 3377 { ARM::D30, 286U }, 3378 { ARM::D31, 287U }, 3379 { ARM::R0, 0U }, 3380 { ARM::R1, 1U }, 3381 { ARM::R2, 2U }, 3382 { ARM::R3, 3U }, 3383 { ARM::R4, 4U }, 3384 { ARM::R5, 5U }, 3385 { ARM::R6, 6U }, 3386 { ARM::R7, 7U }, 3387 { ARM::R8, 8U }, 3388 { ARM::R9, 9U }, 3389 { ARM::R10, 10U }, 3390 { ARM::R11, 11U }, 3391 { ARM::R12, 12U }, 3392}; 3393extern const unsigned ARMDwarfFlavour0L2DwarfSize = std::size(ARMDwarfFlavour0L2Dwarf); 3394 3395extern const MCRegisterInfo::DwarfLLVMRegPair ARMEHFlavour0L2Dwarf[] = { 3396 { ARM::LR, 14U }, 3397 { ARM::PC, 15U }, 3398 { ARM::RA_AUTH_CODE, 143U }, 3399 { ARM::SP, 13U }, 3400 { ARM::ZR, 15U }, 3401 { ARM::D0, 256U }, 3402 { ARM::D1, 257U }, 3403 { ARM::D2, 258U }, 3404 { ARM::D3, 259U }, 3405 { ARM::D4, 260U }, 3406 { ARM::D5, 261U }, 3407 { ARM::D6, 262U }, 3408 { ARM::D7, 263U }, 3409 { ARM::D8, 264U }, 3410 { ARM::D9, 265U }, 3411 { ARM::D10, 266U }, 3412 { ARM::D11, 267U }, 3413 { ARM::D12, 268U }, 3414 { ARM::D13, 269U }, 3415 { ARM::D14, 270U }, 3416 { ARM::D15, 271U }, 3417 { ARM::D16, 272U }, 3418 { ARM::D17, 273U }, 3419 { ARM::D18, 274U }, 3420 { ARM::D19, 275U }, 3421 { ARM::D20, 276U }, 3422 { ARM::D21, 277U }, 3423 { ARM::D22, 278U }, 3424 { ARM::D23, 279U }, 3425 { ARM::D24, 280U }, 3426 { ARM::D25, 281U }, 3427 { ARM::D26, 282U }, 3428 { ARM::D27, 283U }, 3429 { ARM::D28, 284U }, 3430 { ARM::D29, 285U }, 3431 { ARM::D30, 286U }, 3432 { ARM::D31, 287U }, 3433 { ARM::R0, 0U }, 3434 { ARM::R1, 1U }, 3435 { ARM::R2, 2U }, 3436 { ARM::R3, 3U }, 3437 { ARM::R4, 4U }, 3438 { ARM::R5, 5U }, 3439 { ARM::R6, 6U }, 3440 { ARM::R7, 7U }, 3441 { ARM::R8, 8U }, 3442 { ARM::R9, 9U }, 3443 { ARM::R10, 10U }, 3444 { ARM::R11, 11U }, 3445 { ARM::R12, 12U }, 3446}; 3447extern const unsigned ARMEHFlavour0L2DwarfSize = std::size(ARMEHFlavour0L2Dwarf); 3448 3449extern const uint16_t ARMRegEncodingTable[] = { 3450 0, 3451 15, 3452 15, 3453 0, 3454 14, 3455 15, 3456 8, 3457 9, 3458 3, 3459 3, 3460 2, 3461 0, 3462 4, 3463 14, 3464 15, 3465 12, 3466 13, 3467 2, 3468 32, 3469 15, 3470 0, 3471 1, 3472 2, 3473 3, 3474 4, 3475 5, 3476 6, 3477 7, 3478 8, 3479 9, 3480 10, 3481 11, 3482 12, 3483 13, 3484 14, 3485 15, 3486 16, 3487 17, 3488 18, 3489 19, 3490 20, 3491 21, 3492 22, 3493 23, 3494 24, 3495 25, 3496 26, 3497 27, 3498 28, 3499 29, 3500 30, 3501 31, 3502 10, 3503 7, 3504 6, 3505 5, 3506 13, 3507 0, 3508 1, 3509 2, 3510 3, 3511 4, 3512 5, 3513 6, 3514 7, 3515 8, 3516 9, 3517 10, 3518 11, 3519 12, 3520 13, 3521 14, 3522 15, 3523 0, 3524 1, 3525 2, 3526 3, 3527 4, 3528 5, 3529 6, 3530 7, 3531 8, 3532 9, 3533 10, 3534 11, 3535 12, 3536 0, 3537 1, 3538 2, 3539 3, 3540 4, 3541 5, 3542 6, 3543 7, 3544 8, 3545 9, 3546 10, 3547 11, 3548 12, 3549 13, 3550 14, 3551 15, 3552 16, 3553 17, 3554 18, 3555 19, 3556 20, 3557 21, 3558 22, 3559 23, 3560 24, 3561 25, 3562 26, 3563 27, 3564 28, 3565 29, 3566 30, 3567 31, 3568 0, 3569 1, 3570 2, 3571 3, 3572 4, 3573 5, 3574 6, 3575 7, 3576 8, 3577 9, 3578 10, 3579 11, 3580 12, 3581 13, 3582 14, 3583 15, 3584 16, 3585 17, 3586 18, 3587 19, 3588 20, 3589 21, 3590 22, 3591 23, 3592 24, 3593 25, 3594 26, 3595 27, 3596 28, 3597 29, 3598 0, 3599 1, 3600 2, 3601 3, 3602 4, 3603 5, 3604 6, 3605 7, 3606 8, 3607 9, 3608 10, 3609 11, 3610 12, 3611 13, 3612 14, 3613 0, 3614 1, 3615 2, 3616 3, 3617 4, 3618 5, 3619 6, 3620 7, 3621 8, 3622 9, 3623 10, 3624 11, 3625 12, 3626 0, 3627 2, 3628 4, 3629 6, 3630 8, 3631 10, 3632 12, 3633 0, 3634 1, 3635 2, 3636 3, 3637 4, 3638 5, 3639 6, 3640 7, 3641 8, 3642 9, 3643 10, 3644 11, 3645 12, 3646 13, 3647 14, 3648 15, 3649 16, 3650 17, 3651 18, 3652 19, 3653 20, 3654 21, 3655 22, 3656 23, 3657 24, 3658 25, 3659 26, 3660 27, 3661 28, 3662 29, 3663 0, 3664 1, 3665 2, 3666 3, 3667 4, 3668 5, 3669 6, 3670 7, 3671 8, 3672 9, 3673 10, 3674 11, 3675 12, 3676 13, 3677 14, 3678 15, 3679 16, 3680 17, 3681 18, 3682 19, 3683 20, 3684 21, 3685 22, 3686 23, 3687 24, 3688 25, 3689 26, 3690 27, 3691 0, 3692 1, 3693 2, 3694 3, 3695 4, 3696 5, 3697 6, 3698 7, 3699 8, 3700 9, 3701 10, 3702 11, 3703 12, 3704 13, 3705 14, 3706 15, 3707 16, 3708 17, 3709 18, 3710 19, 3711 20, 3712 21, 3713 22, 3714 23, 3715 24, 3716 25, 3717 1, 3718 3, 3719 5, 3720 7, 3721 9, 3722 11, 3723 13, 3724 15, 3725 17, 3726 19, 3727 21, 3728 23, 3729 25, 3730 27, 3731 29, 3732 1, 3733 3, 3734 5, 3735 7, 3736 9, 3737 11, 3738 13, 3739 15, 3740 17, 3741 19, 3742 21, 3743 23, 3744 25, 3745 27, 3746}; 3747static inline void InitARMMCRegisterInfo(MCRegisterInfo *RI, unsigned RA, unsigned DwarfFlavour = 0, unsigned EHFlavour = 0, unsigned PC = 0) { 3748 RI->InitMCRegisterInfo(ARMRegDesc, 296, RA, PC, ARMMCRegisterClasses, 136, ARMRegUnitRoots, 84, ARMRegDiffLists, ARMLaneMaskLists, ARMRegStrings, ARMRegClassStrings, ARMSubRegIdxLists, 57, 3749ARMSubRegIdxRanges, ARMRegEncodingTable); 3750 3751 switch (DwarfFlavour) { 3752 default: 3753 llvm_unreachable("Unknown DWARF flavour"); 3754 case 0: 3755 RI->mapDwarfRegsToLLVMRegs(ARMDwarfFlavour0Dwarf2L, ARMDwarfFlavour0Dwarf2LSize, false); 3756 break; 3757 } 3758 switch (EHFlavour) { 3759 default: 3760 llvm_unreachable("Unknown DWARF flavour"); 3761 case 0: 3762 RI->mapDwarfRegsToLLVMRegs(ARMEHFlavour0Dwarf2L, ARMEHFlavour0Dwarf2LSize, true); 3763 break; 3764 } 3765 switch (DwarfFlavour) { 3766 default: 3767 llvm_unreachable("Unknown DWARF flavour"); 3768 case 0: 3769 RI->mapLLVMRegsToDwarfRegs(ARMDwarfFlavour0L2Dwarf, ARMDwarfFlavour0L2DwarfSize, false); 3770 break; 3771 } 3772 switch (EHFlavour) { 3773 default: 3774 llvm_unreachable("Unknown DWARF flavour"); 3775 case 0: 3776 RI->mapLLVMRegsToDwarfRegs(ARMEHFlavour0L2Dwarf, ARMEHFlavour0L2DwarfSize, true); 3777 break; 3778 } 3779} 3780 3781} // end namespace llvm 3782 3783#endif // GET_REGINFO_MC_DESC 3784 3785/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\ 3786|* *| 3787|* Register Information Header Fragment *| 3788|* *| 3789|* Automatically generated file, do not edit! *| 3790|* *| 3791\*===----------------------------------------------------------------------===*/ 3792 3793 3794#ifdef GET_REGINFO_HEADER 3795#undef GET_REGINFO_HEADER 3796 3797#include "llvm/CodeGen/TargetRegisterInfo.h" 3798 3799namespace llvm { 3800 3801class ARMFrameLowering; 3802 3803struct ARMGenRegisterInfo : public TargetRegisterInfo { 3804 explicit ARMGenRegisterInfo(unsigned RA, unsigned D = 0, unsigned E = 0, 3805 unsigned PC = 0, unsigned HwMode = 0); 3806 unsigned composeSubRegIndicesImpl(unsigned, unsigned) const override; 3807 LaneBitmask composeSubRegIndexLaneMaskImpl(unsigned, LaneBitmask) const override; 3808 LaneBitmask reverseComposeSubRegIndexLaneMaskImpl(unsigned, LaneBitmask) const override; 3809 const TargetRegisterClass *getSubClassWithSubReg(const TargetRegisterClass *, unsigned) const override; 3810 const TargetRegisterClass *getSubRegisterClass(const TargetRegisterClass *, unsigned) const override; 3811 const RegClassWeight &getRegClassWeight(const TargetRegisterClass *RC) const override; 3812 unsigned getRegUnitWeight(unsigned RegUnit) const override; 3813 unsigned getNumRegPressureSets() const override; 3814 const char *getRegPressureSetName(unsigned Idx) const override; 3815 unsigned getRegPressureSetLimit(const MachineFunction &MF, unsigned Idx) const override; 3816 const int *getRegClassPressureSets(const TargetRegisterClass *RC) const override; 3817 const int *getRegUnitPressureSets(unsigned RegUnit) const override; 3818 ArrayRef<const char *> getRegMaskNames() const override; 3819 ArrayRef<const uint32_t *> getRegMasks() const override; 3820 bool isGeneralPurposeRegister(const MachineFunction &, MCRegister) const override; 3821 bool isFixedRegister(const MachineFunction &, MCRegister) const override; 3822 bool isArgumentRegister(const MachineFunction &, MCRegister) const override; 3823 bool isConstantPhysReg(MCRegister PhysReg) const override final; 3824 /// Devirtualized TargetFrameLowering. 3825 static const ARMFrameLowering *getFrameLowering( 3826 const MachineFunction &MF); 3827}; 3828 3829namespace ARM { // Register classes 3830 extern const TargetRegisterClass HPRRegClass; 3831 extern const TargetRegisterClass FPWithVPRRegClass; 3832 extern const TargetRegisterClass SPRRegClass; 3833 extern const TargetRegisterClass FPWithVPR_with_ssub_0RegClass; 3834 extern const TargetRegisterClass GPRRegClass; 3835 extern const TargetRegisterClass GPRwithAPSRRegClass; 3836 extern const TargetRegisterClass GPRwithZRRegClass; 3837 extern const TargetRegisterClass SPR_8RegClass; 3838 extern const TargetRegisterClass GPRnopcRegClass; 3839 extern const TargetRegisterClass GPRnospRegClass; 3840 extern const TargetRegisterClass GPRwithAPSR_NZCVnospRegClass; 3841 extern const TargetRegisterClass GPRwithAPSRnospRegClass; 3842 extern const TargetRegisterClass GPRwithZRnospRegClass; 3843 extern const TargetRegisterClass GPRnoipRegClass; 3844 extern const TargetRegisterClass rGPRRegClass; 3845 extern const TargetRegisterClass GPRnoip_and_GPRnopcRegClass; 3846 extern const TargetRegisterClass GPRnoip_and_GPRnospRegClass; 3847 extern const TargetRegisterClass GPRnoip_and_GPRwithAPSR_NZCVnospRegClass; 3848 extern const TargetRegisterClass tGPRwithpcRegClass; 3849 extern const TargetRegisterClass FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8RegClass; 3850 extern const TargetRegisterClass hGPRRegClass; 3851 extern const TargetRegisterClass tGPRRegClass; 3852 extern const TargetRegisterClass tGPREvenRegClass; 3853 extern const TargetRegisterClass GPRnopc_and_hGPRRegClass; 3854 extern const TargetRegisterClass GPRnosp_and_hGPRRegClass; 3855 extern const TargetRegisterClass GPRnoip_and_hGPRRegClass; 3856 extern const TargetRegisterClass GPRnoip_and_tGPREvenRegClass; 3857 extern const TargetRegisterClass GPRnosp_and_GPRnopc_and_hGPRRegClass; 3858 extern const TargetRegisterClass tGPROddRegClass; 3859 extern const TargetRegisterClass GPRnopc_and_GPRnoip_and_hGPRRegClass; 3860 extern const TargetRegisterClass GPRnosp_and_GPRnoip_and_hGPRRegClass; 3861 extern const TargetRegisterClass tcGPRRegClass; 3862 extern const TargetRegisterClass GPRnoip_and_tcGPRRegClass; 3863 extern const TargetRegisterClass GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRRegClass; 3864 extern const TargetRegisterClass hGPR_and_tGPREvenRegClass; 3865 extern const TargetRegisterClass tGPR_and_tGPREvenRegClass; 3866 extern const TargetRegisterClass tGPR_and_tGPROddRegClass; 3867 extern const TargetRegisterClass tGPREven_and_tcGPRRegClass; 3868 extern const TargetRegisterClass hGPR_and_GPRnoip_and_tGPREvenRegClass; 3869 extern const TargetRegisterClass hGPR_and_tGPROddRegClass; 3870 extern const TargetRegisterClass tGPREven_and_GPRnoip_and_tcGPRRegClass; 3871 extern const TargetRegisterClass tGPROdd_and_tcGPRRegClass; 3872 extern const TargetRegisterClass CCRRegClass; 3873 extern const TargetRegisterClass FPCXTRegsRegClass; 3874 extern const TargetRegisterClass GPRlrRegClass; 3875 extern const TargetRegisterClass GPRspRegClass; 3876 extern const TargetRegisterClass VCCRRegClass; 3877 extern const TargetRegisterClass cl_FPSCR_NZCVRegClass; 3878 extern const TargetRegisterClass hGPR_and_tGPRwithpcRegClass; 3879 extern const TargetRegisterClass hGPR_and_tcGPRRegClass; 3880 extern const TargetRegisterClass DPRRegClass; 3881 extern const TargetRegisterClass DPR_VFP2RegClass; 3882 extern const TargetRegisterClass DPR_8RegClass; 3883 extern const TargetRegisterClass GPRPairRegClass; 3884 extern const TargetRegisterClass GPRPairnospRegClass; 3885 extern const TargetRegisterClass GPRPair_with_gsub_0_in_tGPRRegClass; 3886 extern const TargetRegisterClass GPRPair_with_gsub_0_in_hGPRRegClass; 3887 extern const TargetRegisterClass GPRPair_with_gsub_0_in_tcGPRRegClass; 3888 extern const TargetRegisterClass GPRPair_with_gsub_1_in_tcGPRRegClass; 3889 extern const TargetRegisterClass GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRRegClass; 3890 extern const TargetRegisterClass GPRPair_with_gsub_1_in_GPRspRegClass; 3891 extern const TargetRegisterClass DPairSpcRegClass; 3892 extern const TargetRegisterClass DPairSpc_with_ssub_0RegClass; 3893 extern const TargetRegisterClass DPairSpc_with_ssub_4RegClass; 3894 extern const TargetRegisterClass DPairSpc_with_dsub_0_in_DPR_8RegClass; 3895 extern const TargetRegisterClass DPairSpc_with_dsub_2_in_DPR_8RegClass; 3896 extern const TargetRegisterClass DPairRegClass; 3897 extern const TargetRegisterClass DPair_with_ssub_0RegClass; 3898 extern const TargetRegisterClass QPRRegClass; 3899 extern const TargetRegisterClass DPair_with_ssub_2RegClass; 3900 extern const TargetRegisterClass DPair_with_dsub_0_in_DPR_8RegClass; 3901 extern const TargetRegisterClass MQPRRegClass; 3902 extern const TargetRegisterClass QPR_VFP2RegClass; 3903 extern const TargetRegisterClass DPair_with_dsub_1_in_DPR_8RegClass; 3904 extern const TargetRegisterClass QPR_8RegClass; 3905 extern const TargetRegisterClass DTripleRegClass; 3906 extern const TargetRegisterClass DTripleSpcRegClass; 3907 extern const TargetRegisterClass DTripleSpc_with_ssub_0RegClass; 3908 extern const TargetRegisterClass DTriple_with_ssub_0RegClass; 3909 extern const TargetRegisterClass DTriple_with_qsub_0_in_QPRRegClass; 3910 extern const TargetRegisterClass DTriple_with_ssub_2RegClass; 3911 extern const TargetRegisterClass DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass; 3912 extern const TargetRegisterClass DTripleSpc_with_ssub_4RegClass; 3913 extern const TargetRegisterClass DTriple_with_ssub_4RegClass; 3914 extern const TargetRegisterClass DTripleSpc_with_ssub_8RegClass; 3915 extern const TargetRegisterClass DTripleSpc_with_dsub_0_in_DPR_8RegClass; 3916 extern const TargetRegisterClass DTriple_with_dsub_0_in_DPR_8RegClass; 3917 extern const TargetRegisterClass DTriple_with_qsub_0_in_MQPRRegClass; 3918 extern const TargetRegisterClass DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass; 3919 extern const TargetRegisterClass DTriple_with_dsub_1_in_DPR_8RegClass; 3920 extern const TargetRegisterClass DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass; 3921 extern const TargetRegisterClass DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRRegClass; 3922 extern const TargetRegisterClass DTripleSpc_with_dsub_2_in_DPR_8RegClass; 3923 extern const TargetRegisterClass DTriple_with_dsub_2_in_DPR_8RegClass; 3924 extern const TargetRegisterClass DTripleSpc_with_dsub_4_in_DPR_8RegClass; 3925 extern const TargetRegisterClass DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass; 3926 extern const TargetRegisterClass DTriple_with_qsub_0_in_QPR_8RegClass; 3927 extern const TargetRegisterClass DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRRegClass; 3928 extern const TargetRegisterClass DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClass; 3929 extern const TargetRegisterClass DQuadSpcRegClass; 3930 extern const TargetRegisterClass DQuadSpc_with_ssub_0RegClass; 3931 extern const TargetRegisterClass DQuadSpc_with_ssub_4RegClass; 3932 extern const TargetRegisterClass DQuadSpc_with_ssub_8RegClass; 3933 extern const TargetRegisterClass DQuadSpc_with_dsub_0_in_DPR_8RegClass; 3934 extern const TargetRegisterClass DQuadSpc_with_dsub_2_in_DPR_8RegClass; 3935 extern const TargetRegisterClass DQuadSpc_with_dsub_4_in_DPR_8RegClass; 3936 extern const TargetRegisterClass DQuadRegClass; 3937 extern const TargetRegisterClass DQuad_with_ssub_0RegClass; 3938 extern const TargetRegisterClass DQuad_with_ssub_2RegClass; 3939 extern const TargetRegisterClass QQPRRegClass; 3940 extern const TargetRegisterClass DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass; 3941 extern const TargetRegisterClass DQuad_with_ssub_4RegClass; 3942 extern const TargetRegisterClass DQuad_with_ssub_6RegClass; 3943 extern const TargetRegisterClass DQuad_with_dsub_0_in_DPR_8RegClass; 3944 extern const TargetRegisterClass DQuad_with_qsub_0_in_MQPRRegClass; 3945 extern const TargetRegisterClass DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass; 3946 extern const TargetRegisterClass DQuad_with_dsub_1_in_DPR_8RegClass; 3947 extern const TargetRegisterClass DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass; 3948 extern const TargetRegisterClass MQQPRRegClass; 3949 extern const TargetRegisterClass DQuad_with_dsub_2_in_DPR_8RegClass; 3950 extern const TargetRegisterClass DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass; 3951 extern const TargetRegisterClass DQuad_with_dsub_3_in_DPR_8RegClass; 3952 extern const TargetRegisterClass DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass; 3953 extern const TargetRegisterClass DQuad_with_qsub_0_in_QPR_8RegClass; 3954 extern const TargetRegisterClass DQuad_with_qsub_1_in_QPR_8RegClass; 3955 extern const TargetRegisterClass DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClass; 3956 extern const TargetRegisterClass DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass; 3957 extern const TargetRegisterClass QQQQPRRegClass; 3958 extern const TargetRegisterClass QQQQPR_with_ssub_0RegClass; 3959 extern const TargetRegisterClass QQQQPR_with_ssub_4RegClass; 3960 extern const TargetRegisterClass QQQQPR_with_ssub_8RegClass; 3961 extern const TargetRegisterClass MQQQQPRRegClass; 3962 extern const TargetRegisterClass MQQQQPR_with_dsub_0_in_DPR_8RegClass; 3963 extern const TargetRegisterClass MQQQQPR_with_dsub_2_in_DPR_8RegClass; 3964 extern const TargetRegisterClass MQQQQPR_with_dsub_4_in_DPR_8RegClass; 3965 extern const TargetRegisterClass MQQQQPR_with_dsub_6_in_DPR_8RegClass; 3966} // end namespace ARM 3967 3968} // end namespace llvm 3969 3970#endif // GET_REGINFO_HEADER 3971 3972/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\ 3973|* *| 3974|* Target Register and Register Classes Information *| 3975|* *| 3976|* Automatically generated file, do not edit! *| 3977|* *| 3978\*===----------------------------------------------------------------------===*/ 3979 3980 3981#ifdef GET_REGINFO_TARGET_DESC 3982#undef GET_REGINFO_TARGET_DESC 3983 3984namespace llvm { 3985 3986extern const MCRegisterClass ARMMCRegisterClasses[]; 3987 3988static const MVT::SimpleValueType VTLists[] = { 3989 /* 0 */ MVT::i32, MVT::Other, 3990 /* 2 */ MVT::f16, MVT::bf16, MVT::Other, 3991 /* 5 */ MVT::f32, MVT::Other, 3992 /* 7 */ MVT::i32, MVT::v16i1, MVT::v8i1, MVT::v4i1, MVT::v2i1, MVT::Other, 3993 /* 13 */ MVT::v2i64, MVT::Other, 3994 /* 15 */ MVT::v4i64, MVT::Other, 3995 /* 17 */ MVT::v8i64, MVT::Other, 3996 /* 19 */ MVT::v16i8, MVT::v8i16, MVT::v4i32, MVT::v2i64, MVT::v4f32, MVT::v2f64, MVT::v8f16, MVT::Other, 3997 /* 27 */ MVT::f64, MVT::v8i8, MVT::v4i16, MVT::v2i32, MVT::v1i64, MVT::v2f32, MVT::v4f16, MVT::v4bf16, MVT::Other, 3998 /* 36 */ MVT::v16i8, MVT::v8i16, MVT::v4i32, MVT::v2i64, MVT::v4f32, MVT::v2f64, MVT::v8f16, MVT::v8bf16, MVT::Other, 3999 /* 45 */ MVT::v16i8, MVT::v8i16, MVT::v4i32, MVT::v2i64, MVT::v4f32, MVT::v2f64, MVT::Other, 4000 /* 52 */ MVT::Untyped, MVT::Other, 4001}; 4002 4003static const char *SubRegIndexNameTable[] = { "dsub_0", "dsub_1", "dsub_2", "dsub_3", "dsub_4", "dsub_5", "dsub_6", "dsub_7", "gsub_0", "gsub_1", "qqsub_0", "qqsub_1", "qsub_0", "qsub_1", "qsub_2", "qsub_3", "ssub_0", "ssub_1", "ssub_2", "ssub_3", "ssub_4", "ssub_5", "ssub_6", "ssub_7", "ssub_8", "ssub_9", "ssub_10", "ssub_11", "ssub_12", "ssub_13", "ssub_14", "ssub_15", "ssub_0_ssub_1_ssub_4_ssub_5", "ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5", "ssub_2_ssub_3_ssub_6_ssub_7", "ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7", "ssub_2_ssub_3_ssub_4_ssub_5", "ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9", "ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13", "ssub_2_ssub_3_ssub_6_ssub_7_dsub_5", "ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7", "ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9", "ssub_4_ssub_5_ssub_8_ssub_9", "ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9", "ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13", "ssub_6_ssub_7_dsub_5", "ssub_6_ssub_7_ssub_8_ssub_9_dsub_5", "ssub_6_ssub_7_dsub_5_dsub_7", "ssub_6_ssub_7_ssub_8_ssub_9", "ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13", "ssub_8_ssub_9_ssub_12_ssub_13", "ssub_8_ssub_9_dsub_5_ssub_12_ssub_13", "dsub_5_dsub_7", "dsub_5_ssub_12_ssub_13_dsub_7", "dsub_5_ssub_12_ssub_13", "ssub_4_ssub_5_ssub_6_ssub_7_qsub_2", "" }; 4004 4005 4006static const LaneBitmask SubRegIndexLaneMaskTable[] = { 4007 LaneBitmask::getAll(), 4008 LaneBitmask(0x000000000000000C), // dsub_0 4009 LaneBitmask(0x0000000000000030), // dsub_1 4010 LaneBitmask(0x00000000000000C0), // dsub_2 4011 LaneBitmask(0x0000000000000300), // dsub_3 4012 LaneBitmask(0x0000000000000C00), // dsub_4 4013 LaneBitmask(0x0000000000003000), // dsub_5 4014 LaneBitmask(0x000000000000C000), // dsub_6 4015 LaneBitmask(0x0000000000030000), // dsub_7 4016 LaneBitmask(0x0000000000000001), // gsub_0 4017 LaneBitmask(0x0000000000000002), // gsub_1 4018 LaneBitmask(0x00000000000003FC), // qqsub_0 4019 LaneBitmask(0x000000000003FC00), // qqsub_1 4020 LaneBitmask(0x000000000000003C), // qsub_0 4021 LaneBitmask(0x00000000000003C0), // qsub_1 4022 LaneBitmask(0x0000000000003C00), // qsub_2 4023 LaneBitmask(0x000000000003C000), // qsub_3 4024 LaneBitmask(0x0000000000000004), // ssub_0 4025 LaneBitmask(0x0000000000000008), // ssub_1 4026 LaneBitmask(0x0000000000000010), // ssub_2 4027 LaneBitmask(0x0000000000000020), // ssub_3 4028 LaneBitmask(0x0000000000000040), // ssub_4 4029 LaneBitmask(0x0000000000000080), // ssub_5 4030 LaneBitmask(0x0000000000000100), // ssub_6 4031 LaneBitmask(0x0000000000000200), // ssub_7 4032 LaneBitmask(0x0000000000000400), // ssub_8 4033 LaneBitmask(0x0000000000000800), // ssub_9 4034 LaneBitmask(0x0000000000001000), // ssub_10 4035 LaneBitmask(0x0000000000002000), // ssub_11 4036 LaneBitmask(0x0000000000004000), // ssub_12 4037 LaneBitmask(0x0000000000008000), // ssub_13 4038 LaneBitmask(0x0000000000010000), // ssub_14 4039 LaneBitmask(0x0000000000020000), // ssub_15 4040 LaneBitmask(0x00000000000000CC), // ssub_0_ssub_1_ssub_4_ssub_5 4041 LaneBitmask(0x00000000000000FC), // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4042 LaneBitmask(0x0000000000000330), // ssub_2_ssub_3_ssub_6_ssub_7 4043 LaneBitmask(0x00000000000003F0), // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4044 LaneBitmask(0x00000000000000F0), // ssub_2_ssub_3_ssub_4_ssub_5 4045 LaneBitmask(0x0000000000000CCC), // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 4046 LaneBitmask(0x000000000000CCCC), // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 4047 LaneBitmask(0x0000000000003330), // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 4048 LaneBitmask(0x0000000000033330), // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 4049 LaneBitmask(0x0000000000000FF0), // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4050 LaneBitmask(0x0000000000000CC0), // ssub_4_ssub_5_ssub_8_ssub_9 4051 LaneBitmask(0x0000000000000FC0), // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4052 LaneBitmask(0x000000000000CCC0), // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 4053 LaneBitmask(0x0000000000003300), // ssub_6_ssub_7_dsub_5 4054 LaneBitmask(0x0000000000003F00), // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4055 LaneBitmask(0x0000000000033300), // ssub_6_ssub_7_dsub_5_dsub_7 4056 LaneBitmask(0x0000000000000F00), // ssub_6_ssub_7_ssub_8_ssub_9 4057 LaneBitmask(0x000000000000FF00), // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4058 LaneBitmask(0x000000000000CC00), // ssub_8_ssub_9_ssub_12_ssub_13 4059 LaneBitmask(0x000000000000FC00), // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4060 LaneBitmask(0x0000000000033000), // dsub_5_dsub_7 4061 LaneBitmask(0x000000000003F000), // dsub_5_ssub_12_ssub_13_dsub_7 4062 LaneBitmask(0x000000000000F000), // dsub_5_ssub_12_ssub_13 4063 LaneBitmask(0x0000000000003FC0), // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 4064 }; 4065 4066 4067 4068static const TargetRegisterInfo::RegClassInfo RegClassInfos[] = { 4069 // Mode = 0 (Default) 4070 { 16, 16, 32, VTLists+2 }, // HPR 4071 { 32, 32, 32, VTLists+5 }, // FPWithVPR 4072 { 32, 32, 32, VTLists+5 }, // SPR 4073 { 32, 32, 32, VTLists+5 }, // FPWithVPR_with_ssub_0 4074 { 32, 32, 32, VTLists+0 }, // GPR 4075 { 32, 32, 32, VTLists+0 }, // GPRwithAPSR 4076 { 32, 32, 32, VTLists+0 }, // GPRwithZR 4077 { 32, 32, 32, VTLists+5 }, // SPR_8 4078 { 32, 32, 32, VTLists+0 }, // GPRnopc 4079 { 32, 32, 32, VTLists+0 }, // GPRnosp 4080 { 32, 32, 32, VTLists+0 }, // GPRwithAPSR_NZCVnosp 4081 { 32, 32, 32, VTLists+0 }, // GPRwithAPSRnosp 4082 { 32, 32, 32, VTLists+0 }, // GPRwithZRnosp 4083 { 32, 32, 32, VTLists+0 }, // GPRnoip 4084 { 32, 32, 32, VTLists+0 }, // rGPR 4085 { 32, 32, 32, VTLists+0 }, // GPRnoip_and_GPRnopc 4086 { 32, 32, 32, VTLists+0 }, // GPRnoip_and_GPRnosp 4087 { 32, 32, 32, VTLists+0 }, // GPRnoip_and_GPRwithAPSR_NZCVnosp 4088 { 32, 32, 32, VTLists+0 }, // tGPRwithpc 4089 { 32, 32, 32, VTLists+5 }, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 4090 { 32, 32, 32, VTLists+0 }, // hGPR 4091 { 32, 32, 32, VTLists+0 }, // tGPR 4092 { 32, 32, 32, VTLists+0 }, // tGPREven 4093 { 32, 32, 32, VTLists+0 }, // GPRnopc_and_hGPR 4094 { 32, 32, 32, VTLists+0 }, // GPRnosp_and_hGPR 4095 { 32, 32, 32, VTLists+0 }, // GPRnoip_and_hGPR 4096 { 32, 32, 32, VTLists+0 }, // GPRnoip_and_tGPREven 4097 { 32, 32, 32, VTLists+0 }, // GPRnosp_and_GPRnopc_and_hGPR 4098 { 32, 32, 32, VTLists+0 }, // tGPROdd 4099 { 32, 32, 32, VTLists+0 }, // GPRnopc_and_GPRnoip_and_hGPR 4100 { 32, 32, 32, VTLists+0 }, // GPRnosp_and_GPRnoip_and_hGPR 4101 { 32, 32, 32, VTLists+0 }, // tcGPR 4102 { 32, 32, 32, VTLists+0 }, // GPRnoip_and_tcGPR 4103 { 32, 32, 32, VTLists+0 }, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR 4104 { 32, 32, 32, VTLists+0 }, // hGPR_and_tGPREven 4105 { 32, 32, 32, VTLists+0 }, // tGPR_and_tGPREven 4106 { 32, 32, 32, VTLists+0 }, // tGPR_and_tGPROdd 4107 { 32, 32, 32, VTLists+0 }, // tGPREven_and_tcGPR 4108 { 32, 32, 32, VTLists+0 }, // hGPR_and_GPRnoip_and_tGPREven 4109 { 32, 32, 32, VTLists+0 }, // hGPR_and_tGPROdd 4110 { 32, 32, 32, VTLists+0 }, // tGPREven_and_GPRnoip_and_tcGPR 4111 { 32, 32, 32, VTLists+0 }, // tGPROdd_and_tcGPR 4112 { 32, 32, 32, VTLists+0 }, // CCR 4113 { 32, 32, 32, VTLists+0 }, // FPCXTRegs 4114 { 32, 32, 32, VTLists+0 }, // GPRlr 4115 { 32, 32, 32, VTLists+0 }, // GPRsp 4116 { 32, 32, 32, VTLists+7 }, // VCCR 4117 { 32, 32, 32, VTLists+0 }, // cl_FPSCR_NZCV 4118 { 32, 32, 32, VTLists+0 }, // hGPR_and_tGPRwithpc 4119 { 32, 32, 32, VTLists+0 }, // hGPR_and_tcGPR 4120 { 64, 64, 64, VTLists+27 }, // DPR 4121 { 64, 64, 64, VTLists+27 }, // DPR_VFP2 4122 { 64, 64, 64, VTLists+27 }, // DPR_8 4123 { 64, 64, 64, VTLists+52 }, // GPRPair 4124 { 64, 64, 64, VTLists+52 }, // GPRPairnosp 4125 { 64, 64, 64, VTLists+52 }, // GPRPair_with_gsub_0_in_tGPR 4126 { 64, 64, 64, VTLists+52 }, // GPRPair_with_gsub_0_in_hGPR 4127 { 64, 64, 64, VTLists+52 }, // GPRPair_with_gsub_0_in_tcGPR 4128 { 64, 64, 64, VTLists+52 }, // GPRPair_with_gsub_1_in_tcGPR 4129 { 64, 64, 64, VTLists+52 }, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR 4130 { 64, 64, 64, VTLists+52 }, // GPRPair_with_gsub_1_in_GPRsp 4131 { 128, 128, 64, VTLists+13 }, // DPairSpc 4132 { 128, 128, 64, VTLists+13 }, // DPairSpc_with_ssub_0 4133 { 128, 128, 64, VTLists+13 }, // DPairSpc_with_ssub_4 4134 { 128, 128, 64, VTLists+13 }, // DPairSpc_with_dsub_0_in_DPR_8 4135 { 128, 128, 64, VTLists+13 }, // DPairSpc_with_dsub_2_in_DPR_8 4136 { 128, 128, 128, VTLists+45 }, // DPair 4137 { 128, 128, 128, VTLists+45 }, // DPair_with_ssub_0 4138 { 128, 128, 128, VTLists+36 }, // QPR 4139 { 128, 128, 128, VTLists+45 }, // DPair_with_ssub_2 4140 { 128, 128, 128, VTLists+45 }, // DPair_with_dsub_0_in_DPR_8 4141 { 128, 128, 128, VTLists+19 }, // MQPR 4142 { 128, 128, 128, VTLists+45 }, // QPR_VFP2 4143 { 128, 128, 128, VTLists+45 }, // DPair_with_dsub_1_in_DPR_8 4144 { 128, 128, 128, VTLists+45 }, // QPR_8 4145 { 192, 192, 64, VTLists+52 }, // DTriple 4146 { 192, 192, 64, VTLists+52 }, // DTripleSpc 4147 { 192, 192, 64, VTLists+52 }, // DTripleSpc_with_ssub_0 4148 { 192, 192, 64, VTLists+52 }, // DTriple_with_ssub_0 4149 { 192, 192, 64, VTLists+52 }, // DTriple_with_qsub_0_in_QPR 4150 { 192, 192, 64, VTLists+52 }, // DTriple_with_ssub_2 4151 { 192, 192, 64, VTLists+52 }, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 4152 { 192, 192, 64, VTLists+52 }, // DTripleSpc_with_ssub_4 4153 { 192, 192, 64, VTLists+52 }, // DTriple_with_ssub_4 4154 { 192, 192, 64, VTLists+52 }, // DTripleSpc_with_ssub_8 4155 { 192, 192, 64, VTLists+52 }, // DTripleSpc_with_dsub_0_in_DPR_8 4156 { 192, 192, 64, VTLists+52 }, // DTriple_with_dsub_0_in_DPR_8 4157 { 192, 192, 64, VTLists+52 }, // DTriple_with_qsub_0_in_MQPR 4158 { 192, 192, 64, VTLists+52 }, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 4159 { 192, 192, 64, VTLists+52 }, // DTriple_with_dsub_1_in_DPR_8 4160 { 192, 192, 64, VTLists+52 }, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 4161 { 192, 192, 64, VTLists+52 }, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 4162 { 192, 192, 64, VTLists+52 }, // DTripleSpc_with_dsub_2_in_DPR_8 4163 { 192, 192, 64, VTLists+52 }, // DTriple_with_dsub_2_in_DPR_8 4164 { 192, 192, 64, VTLists+52 }, // DTripleSpc_with_dsub_4_in_DPR_8 4165 { 192, 192, 64, VTLists+52 }, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 4166 { 192, 192, 64, VTLists+52 }, // DTriple_with_qsub_0_in_QPR_8 4167 { 192, 192, 64, VTLists+52 }, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 4168 { 192, 192, 64, VTLists+52 }, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 4169 { 256, 256, 64, VTLists+15 }, // DQuadSpc 4170 { 256, 256, 64, VTLists+15 }, // DQuadSpc_with_ssub_0 4171 { 256, 256, 64, VTLists+15 }, // DQuadSpc_with_ssub_4 4172 { 256, 256, 64, VTLists+15 }, // DQuadSpc_with_ssub_8 4173 { 256, 256, 64, VTLists+15 }, // DQuadSpc_with_dsub_0_in_DPR_8 4174 { 256, 256, 64, VTLists+15 }, // DQuadSpc_with_dsub_2_in_DPR_8 4175 { 256, 256, 64, VTLists+15 }, // DQuadSpc_with_dsub_4_in_DPR_8 4176 { 256, 256, 256, VTLists+15 }, // DQuad 4177 { 256, 256, 256, VTLists+15 }, // DQuad_with_ssub_0 4178 { 256, 256, 256, VTLists+15 }, // DQuad_with_ssub_2 4179 { 256, 256, 256, VTLists+15 }, // QQPR 4180 { 256, 256, 256, VTLists+15 }, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 4181 { 256, 256, 256, VTLists+15 }, // DQuad_with_ssub_4 4182 { 256, 256, 256, VTLists+15 }, // DQuad_with_ssub_6 4183 { 256, 256, 256, VTLists+15 }, // DQuad_with_dsub_0_in_DPR_8 4184 { 256, 256, 256, VTLists+15 }, // DQuad_with_qsub_0_in_MQPR 4185 { 256, 256, 256, VTLists+15 }, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 4186 { 256, 256, 256, VTLists+15 }, // DQuad_with_dsub_1_in_DPR_8 4187 { 256, 256, 256, VTLists+15 }, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 4188 { 256, 256, 256, VTLists+15 }, // MQQPR 4189 { 256, 256, 256, VTLists+15 }, // DQuad_with_dsub_2_in_DPR_8 4190 { 256, 256, 256, VTLists+15 }, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 4191 { 256, 256, 256, VTLists+15 }, // DQuad_with_dsub_3_in_DPR_8 4192 { 256, 256, 256, VTLists+15 }, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 4193 { 256, 256, 256, VTLists+15 }, // DQuad_with_qsub_0_in_QPR_8 4194 { 256, 256, 256, VTLists+15 }, // DQuad_with_qsub_1_in_QPR_8 4195 { 256, 256, 256, VTLists+15 }, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 4196 { 256, 256, 256, VTLists+15 }, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 4197 { 512, 512, 256, VTLists+17 }, // QQQQPR 4198 { 512, 512, 256, VTLists+17 }, // QQQQPR_with_ssub_0 4199 { 512, 512, 256, VTLists+17 }, // QQQQPR_with_ssub_4 4200 { 512, 512, 256, VTLists+17 }, // QQQQPR_with_ssub_8 4201 { 512, 512, 256, VTLists+17 }, // MQQQQPR 4202 { 512, 512, 256, VTLists+17 }, // MQQQQPR_with_dsub_0_in_DPR_8 4203 { 512, 512, 256, VTLists+17 }, // MQQQQPR_with_dsub_2_in_DPR_8 4204 { 512, 512, 256, VTLists+17 }, // MQQQQPR_with_dsub_4_in_DPR_8 4205 { 512, 512, 256, VTLists+17 }, // MQQQQPR_with_dsub_6_in_DPR_8 4206}; 4207 4208static const TargetRegisterClass *const NullRegClasses[] = { nullptr }; 4209 4210static const uint32_t HPRSubClassMask[] = { 4211 0x00000085, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 4212 0x00080008, 0xc0180000, 0xfffd67eb, 0x7fff9bf7, 0x000000ff, // ssub_0 4213 0x00080008, 0xc0180000, 0xfffd67eb, 0x7fff9bf7, 0x000000ff, // ssub_1 4214 0x00000000, 0x00000000, 0xaec907e0, 0x7ff79007, 0x000000ff, // ssub_2 4215 0x00000000, 0x00000000, 0xaec907e0, 0x7ff79007, 0x000000ff, // ssub_3 4216 0x00000000, 0x80000000, 0xfe7c0003, 0x7ff383e7, 0x000000fe, // ssub_4 4217 0x00000000, 0x80000000, 0xfe7c0003, 0x7ff383e7, 0x000000fe, // ssub_5 4218 0x00000000, 0x00000000, 0x00000000, 0x7fd30000, 0x000000fe, // ssub_6 4219 0x00000000, 0x00000000, 0x00000000, 0x7fd30000, 0x000000fe, // ssub_7 4220 0x00000000, 0x00000000, 0x50300000, 0x000003c0, 0x000000fc, // ssub_8 4221 0x00000000, 0x00000000, 0x50300000, 0x000003c0, 0x000000fc, // ssub_9 4222 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_10 4223 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_11 4224 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_12 4225 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_13 4226 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_14 4227 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_15 4228}; 4229 4230static const uint32_t FPWithVPRSubClassMask[] = { 4231 0x0008008e, 0x001c4000, 0x00000000, 0x00000000, 0x00000000, 4232 0x00000000, 0xe0000000, 0xffffffff, 0xffffffff, 0x000000ff, // dsub_0 4233 0x00000000, 0x00000000, 0xafcbcffc, 0xfffffc07, 0x000000ff, // dsub_1 4234 0x00000000, 0xe0000000, 0xfffff803, 0xffffffff, 0x000000ff, // dsub_2 4235 0x00000000, 0x00000000, 0x00000000, 0xfffffc00, 0x000000ff, // dsub_3 4236 0x00000000, 0x00000000, 0x50343000, 0x800003f8, 0x000000ff, // dsub_4 4237 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // dsub_5 4238 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // dsub_6 4239 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // dsub_7 4240 0x00080008, 0xc0180000, 0xfffd67eb, 0x7fff9bf7, 0x000000ff, // ssub_0 4241 0x00080008, 0xc0180000, 0xfffd67eb, 0x7fff9bf7, 0x000000ff, // ssub_1 4242 0x00000000, 0x00000000, 0xaec907e0, 0x7ff79007, 0x000000ff, // ssub_2 4243 0x00000000, 0x00000000, 0xaec907e0, 0x7ff79007, 0x000000ff, // ssub_3 4244 0x00000000, 0x80000000, 0xfe7c0003, 0x7ff383e7, 0x000000fe, // ssub_4 4245 0x00000000, 0x80000000, 0xfe7c0003, 0x7ff383e7, 0x000000fe, // ssub_5 4246 0x00000000, 0x00000000, 0x00000000, 0x7fd30000, 0x000000fe, // ssub_6 4247 0x00000000, 0x00000000, 0x00000000, 0x7fd30000, 0x000000fe, // ssub_7 4248 0x00000000, 0x00000000, 0x50300000, 0x000003c0, 0x000000fc, // ssub_8 4249 0x00000000, 0x00000000, 0x50300000, 0x000003c0, 0x000000fc, // ssub_9 4250 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_10 4251 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_11 4252 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_12 4253 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_13 4254 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_14 4255 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_15 4256}; 4257 4258static const uint32_t SPRSubClassMask[] = { 4259 0x00000084, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 4260 0x00080008, 0xc0180000, 0xfffd67eb, 0x7fff9bf7, 0x000000ff, // ssub_0 4261 0x00080008, 0xc0180000, 0xfffd67eb, 0x7fff9bf7, 0x000000ff, // ssub_1 4262 0x00000000, 0x00000000, 0xaec907e0, 0x7ff79007, 0x000000ff, // ssub_2 4263 0x00000000, 0x00000000, 0xaec907e0, 0x7ff79007, 0x000000ff, // ssub_3 4264 0x00000000, 0x80000000, 0xfe7c0003, 0x7ff383e7, 0x000000fe, // ssub_4 4265 0x00000000, 0x80000000, 0xfe7c0003, 0x7ff383e7, 0x000000fe, // ssub_5 4266 0x00000000, 0x00000000, 0x00000000, 0x7fd30000, 0x000000fe, // ssub_6 4267 0x00000000, 0x00000000, 0x00000000, 0x7fd30000, 0x000000fe, // ssub_7 4268 0x00000000, 0x00000000, 0x50300000, 0x000003c0, 0x000000fc, // ssub_8 4269 0x00000000, 0x00000000, 0x50300000, 0x000003c0, 0x000000fc, // ssub_9 4270 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_10 4271 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_11 4272 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_12 4273 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_13 4274 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_14 4275 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_15 4276}; 4277 4278static const uint32_t FPWithVPR_with_ssub_0SubClassMask[] = { 4279 0x00080008, 0x00180000, 0x00000000, 0x00000000, 0x00000000, 4280 0x00000000, 0xc0000000, 0xfffd67eb, 0x7fff9bf7, 0x000000ff, // dsub_0 4281 0x00000000, 0x00000000, 0xaec907e0, 0x7ff79007, 0x000000ff, // dsub_1 4282 0x00000000, 0x80000000, 0xfe7c0003, 0x7ff383e7, 0x000000fe, // dsub_2 4283 0x00000000, 0x00000000, 0x00000000, 0x7fd30000, 0x000000fe, // dsub_3 4284 0x00000000, 0x00000000, 0x50300000, 0x000003c0, 0x000000fc, // dsub_4 4285 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // dsub_5 4286 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // dsub_6 4287 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // dsub_7 4288}; 4289 4290static const uint32_t GPRSubClassMask[] = { 4291 0xfff7e310, 0x000333ff, 0x00000000, 0x00000000, 0x00000000, 4292 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4293 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4294}; 4295 4296static const uint32_t GPRwithAPSRSubClassMask[] = { 4297 0xbce2c520, 0x000233ff, 0x00000000, 0x00000000, 0x00000000, 4298 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4299 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4300}; 4301 4302static const uint32_t GPRwithZRSubClassMask[] = { 4303 0xbce2d140, 0x000233ff, 0x00000000, 0x00000000, 0x00000000, 4304 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4305 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4306}; 4307 4308static const uint32_t SPR_8SubClassMask[] = { 4309 0x00000080, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 4310 0x00080000, 0x00100000, 0xf2600643, 0x7e920387, 0x000000f0, // ssub_0 4311 0x00080000, 0x00100000, 0xf2600643, 0x7e920387, 0x000000f0, // ssub_1 4312 0x00000000, 0x00000000, 0x22000600, 0x7a900007, 0x000000f0, // ssub_2 4313 0x00000000, 0x00000000, 0x22000600, 0x7a900007, 0x000000f0, // ssub_3 4314 0x00000000, 0x00000000, 0x70000002, 0x72800306, 0x000000e0, // ssub_4 4315 0x00000000, 0x00000000, 0x70000002, 0x72800306, 0x000000e0, // ssub_5 4316 0x00000000, 0x00000000, 0x00000000, 0x52000000, 0x000000e0, // ssub_6 4317 0x00000000, 0x00000000, 0x00000000, 0x52000000, 0x000000e0, // ssub_7 4318 0x00000000, 0x00000000, 0x40000000, 0x00000200, 0x000000c0, // ssub_8 4319 0x00000000, 0x00000000, 0x40000000, 0x00000200, 0x000000c0, // ssub_9 4320 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_10 4321 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_11 4322 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_12 4323 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_13 4324 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_14 4325 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_15 4326}; 4327 4328static const uint32_t GPRnopcSubClassMask[] = { 4329 0xbce2c100, 0x000233ff, 0x00000000, 0x00000000, 0x00000000, 4330 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4331 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4332}; 4333 4334static const uint32_t GPRnospSubClassMask[] = { 4335 0xdd674200, 0x000313ff, 0x00000000, 0x00000000, 0x00000000, 4336 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4337 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4338}; 4339 4340static const uint32_t GPRwithAPSR_NZCVnospSubClassMask[] = { 4341 0x9c624400, 0x000213ff, 0x00000000, 0x00000000, 0x00000000, 4342 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4343 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4344}; 4345 4346static const uint32_t GPRwithAPSRnospSubClassMask[] = { 4347 0x9c624800, 0x000213ff, 0x00000000, 0x00000000, 0x00000000, 4348 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4349 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4350}; 4351 4352static const uint32_t GPRwithZRnospSubClassMask[] = { 4353 0x9c625000, 0x000213ff, 0x00000000, 0x00000000, 0x00000000, 4354 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4355 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4356}; 4357 4358static const uint32_t GPRnoipSubClassMask[] = { 4359 0x7627a000, 0x000123db, 0x00000000, 0x00000000, 0x00000000, 4360 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4361 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4362}; 4363 4364static const uint32_t rGPRSubClassMask[] = { 4365 0x9c624000, 0x000213ff, 0x00000000, 0x00000000, 0x00000000, 4366 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4367 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4368}; 4369 4370static const uint32_t GPRnoip_and_GPRnopcSubClassMask[] = { 4371 0x34228000, 0x000023db, 0x00000000, 0x00000000, 0x00000000, 4372 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4373 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4374}; 4375 4376static const uint32_t GPRnoip_and_GPRnospSubClassMask[] = { 4377 0x54270000, 0x000103db, 0x00000000, 0x00000000, 0x00000000, 4378 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4379 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4380}; 4381 4382static const uint32_t GPRnoip_and_GPRwithAPSR_NZCVnospSubClassMask[] = { 4383 0x14220000, 0x000003db, 0x00000000, 0x00000000, 0x00000000, 4384 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4385 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4386}; 4387 4388static const uint32_t tGPRwithpcSubClassMask[] = { 4389 0x00240000, 0x00010319, 0x00000000, 0x00000000, 0x00000000, 4390 0x00000000, 0x04800000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4391 0x00000000, 0x04800000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4392}; 4393 4394static const uint32_t FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8SubClassMask[] = { 4395 0x00080000, 0x00100000, 0x00000000, 0x00000000, 0x00000000, 4396 0x00000000, 0x00000000, 0xf2600643, 0x7e920387, 0x000000f0, // dsub_0 4397 0x00000000, 0x00000000, 0x22000600, 0x7a900007, 0x000000f0, // dsub_1 4398 0x00000000, 0x00000000, 0x70000002, 0x72800306, 0x000000e0, // dsub_2 4399 0x00000000, 0x00000000, 0x00000000, 0x52000000, 0x000000e0, // dsub_3 4400 0x00000000, 0x00000000, 0x40000000, 0x00000200, 0x000000c0, // dsub_4 4401 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // dsub_5 4402 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // dsub_6 4403 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // dsub_7 4404}; 4405 4406static const uint32_t hGPRSubClassMask[] = { 4407 0x6b900000, 0x000330c6, 0x00000000, 0x00000000, 0x00000000, 4408 0x00000000, 0x19000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4409 0x00000000, 0x19000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4410}; 4411 4412static const uint32_t tGPRSubClassMask[] = { 4413 0x00200000, 0x00000319, 0x00000000, 0x00000000, 0x00000000, 4414 0x00000000, 0x04800000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4415 0x00000000, 0x04800000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4416}; 4417 4418static const uint32_t tGPREvenSubClassMask[] = { 4419 0x04400000, 0x0002116c, 0x00000000, 0x00000000, 0x00000000, 4420 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4421}; 4422 4423static const uint32_t GPRnopc_and_hGPRSubClassMask[] = { 4424 0x28800000, 0x000230c6, 0x00000000, 0x00000000, 0x00000000, 4425 0x00000000, 0x19000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4426 0x00000000, 0x19000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4427}; 4428 4429static const uint32_t GPRnosp_and_hGPRSubClassMask[] = { 4430 0x49000000, 0x000310c6, 0x00000000, 0x00000000, 0x00000000, 4431 0x00000000, 0x19000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4432 0x00000000, 0x08000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4433}; 4434 4435static const uint32_t GPRnoip_and_hGPRSubClassMask[] = { 4436 0x62000000, 0x000120c2, 0x00000000, 0x00000000, 0x00000000, 4437 0x00000000, 0x08000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4438 0x00000000, 0x19000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4439}; 4440 4441static const uint32_t GPRnoip_and_tGPREvenSubClassMask[] = { 4442 0x04000000, 0x00000148, 0x00000000, 0x00000000, 0x00000000, 4443 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4444}; 4445 4446static const uint32_t GPRnosp_and_GPRnopc_and_hGPRSubClassMask[] = { 4447 0x08000000, 0x000210c6, 0x00000000, 0x00000000, 0x00000000, 4448 0x00000000, 0x19000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4449 0x00000000, 0x08000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4450}; 4451 4452static const uint32_t tGPROddSubClassMask[] = { 4453 0x10000000, 0x00000290, 0x00000000, 0x00000000, 0x00000000, 4454 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4455}; 4456 4457static const uint32_t GPRnopc_and_GPRnoip_and_hGPRSubClassMask[] = { 4458 0x20000000, 0x000020c2, 0x00000000, 0x00000000, 0x00000000, 4459 0x00000000, 0x08000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4460 0x00000000, 0x19000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4461}; 4462 4463static const uint32_t GPRnosp_and_GPRnoip_and_hGPRSubClassMask[] = { 4464 0x40000000, 0x000100c2, 0x00000000, 0x00000000, 0x00000000, 4465 0x00000000, 0x08000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4466 0x00000000, 0x08000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4467}; 4468 4469static const uint32_t tcGPRSubClassMask[] = { 4470 0x80000000, 0x00020321, 0x00000000, 0x00000000, 0x00000000, 4471 0x00000000, 0x16000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4472 0x00000000, 0x04000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4473}; 4474 4475static const uint32_t GPRnoip_and_tcGPRSubClassMask[] = { 4476 0x00000000, 0x00000301, 0x00000000, 0x00000000, 0x00000000, 4477 0x00000000, 0x04000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4478 0x00000000, 0x04000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4479}; 4480 4481static const uint32_t GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRSubClassMask[] = { 4482 0x00000000, 0x000000c2, 0x00000000, 0x00000000, 0x00000000, 4483 0x00000000, 0x08000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4484 0x00000000, 0x08000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4485}; 4486 4487static const uint32_t hGPR_and_tGPREvenSubClassMask[] = { 4488 0x00000000, 0x00021044, 0x00000000, 0x00000000, 0x00000000, 4489 0x00000000, 0x19000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4490}; 4491 4492static const uint32_t tGPR_and_tGPREvenSubClassMask[] = { 4493 0x00000000, 0x00000108, 0x00000000, 0x00000000, 0x00000000, 4494 0x00000000, 0x04800000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4495}; 4496 4497static const uint32_t tGPR_and_tGPROddSubClassMask[] = { 4498 0x00000000, 0x00000210, 0x00000000, 0x00000000, 0x00000000, 4499 0x00000000, 0x04800000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4500}; 4501 4502static const uint32_t tGPREven_and_tcGPRSubClassMask[] = { 4503 0x00000000, 0x00020120, 0x00000000, 0x00000000, 0x00000000, 4504 0x00000000, 0x16000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4505}; 4506 4507static const uint32_t hGPR_and_GPRnoip_and_tGPREvenSubClassMask[] = { 4508 0x00000000, 0x00000040, 0x00000000, 0x00000000, 0x00000000, 4509 0x00000000, 0x08000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4510}; 4511 4512static const uint32_t hGPR_and_tGPROddSubClassMask[] = { 4513 0x00000000, 0x00000080, 0x00000000, 0x00000000, 0x00000000, 4514 0x00000000, 0x08000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4515}; 4516 4517static const uint32_t tGPREven_and_GPRnoip_and_tcGPRSubClassMask[] = { 4518 0x00000000, 0x00000100, 0x00000000, 0x00000000, 0x00000000, 4519 0x00000000, 0x04000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4520}; 4521 4522static const uint32_t tGPROdd_and_tcGPRSubClassMask[] = { 4523 0x00000000, 0x00000200, 0x00000000, 0x00000000, 0x00000000, 4524 0x00000000, 0x04000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4525}; 4526 4527static const uint32_t CCRSubClassMask[] = { 4528 0x00000000, 0x00000400, 0x00000000, 0x00000000, 0x00000000, 4529}; 4530 4531static const uint32_t FPCXTRegsSubClassMask[] = { 4532 0x00000000, 0x00000800, 0x00000000, 0x00000000, 0x00000000, 4533}; 4534 4535static const uint32_t GPRlrSubClassMask[] = { 4536 0x00000000, 0x00001000, 0x00000000, 0x00000000, 0x00000000, 4537}; 4538 4539static const uint32_t GPRspSubClassMask[] = { 4540 0x00000000, 0x00002000, 0x00000000, 0x00000000, 0x00000000, 4541 0x00000000, 0x10000000, 0x00000000, 0x00000000, 0x00000000, // gsub_1 4542}; 4543 4544static const uint32_t VCCRSubClassMask[] = { 4545 0x00000000, 0x00004000, 0x00000000, 0x00000000, 0x00000000, 4546}; 4547 4548static const uint32_t cl_FPSCR_NZCVSubClassMask[] = { 4549 0x00000000, 0x00008000, 0x00000000, 0x00000000, 0x00000000, 4550}; 4551 4552static const uint32_t hGPR_and_tGPRwithpcSubClassMask[] = { 4553 0x00000000, 0x00010000, 0x00000000, 0x00000000, 0x00000000, 4554}; 4555 4556static const uint32_t hGPR_and_tcGPRSubClassMask[] = { 4557 0x00000000, 0x00020000, 0x00000000, 0x00000000, 0x00000000, 4558 0x00000000, 0x10000000, 0x00000000, 0x00000000, 0x00000000, // gsub_0 4559}; 4560 4561static const uint32_t DPRSubClassMask[] = { 4562 0x00000000, 0x001c0000, 0x00000000, 0x00000000, 0x00000000, 4563 0x00000000, 0xe0000000, 0xffffffff, 0xffffffff, 0x000000ff, // dsub_0 4564 0x00000000, 0x00000000, 0xafcbcffc, 0xfffffc07, 0x000000ff, // dsub_1 4565 0x00000000, 0xe0000000, 0xfffff803, 0xffffffff, 0x000000ff, // dsub_2 4566 0x00000000, 0x00000000, 0x00000000, 0xfffffc00, 0x000000ff, // dsub_3 4567 0x00000000, 0x00000000, 0x50343000, 0x800003f8, 0x000000ff, // dsub_4 4568 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // dsub_5 4569 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // dsub_6 4570 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // dsub_7 4571}; 4572 4573static const uint32_t DPR_VFP2SubClassMask[] = { 4574 0x00000000, 0x00180000, 0x00000000, 0x00000000, 0x00000000, 4575 0x00000000, 0xc0000000, 0xfffd67eb, 0x7fff9bf7, 0x000000ff, // dsub_0 4576 0x00000000, 0x00000000, 0xaec907e0, 0x7ff79007, 0x000000ff, // dsub_1 4577 0x00000000, 0x80000000, 0xfe7c0003, 0x7ff383e7, 0x000000fe, // dsub_2 4578 0x00000000, 0x00000000, 0x00000000, 0x7fd30000, 0x000000fe, // dsub_3 4579 0x00000000, 0x00000000, 0x50300000, 0x000003c0, 0x000000fc, // dsub_4 4580 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // dsub_5 4581 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // dsub_6 4582 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // dsub_7 4583}; 4584 4585static const uint32_t DPR_8SubClassMask[] = { 4586 0x00000000, 0x00100000, 0x00000000, 0x00000000, 0x00000000, 4587 0x00000000, 0x00000000, 0xf2600643, 0x7e920387, 0x000000f0, // dsub_0 4588 0x00000000, 0x00000000, 0x22000600, 0x7a900007, 0x000000f0, // dsub_1 4589 0x00000000, 0x00000000, 0x70000002, 0x72800306, 0x000000e0, // dsub_2 4590 0x00000000, 0x00000000, 0x00000000, 0x52000000, 0x000000e0, // dsub_3 4591 0x00000000, 0x00000000, 0x40000000, 0x00000200, 0x000000c0, // dsub_4 4592 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // dsub_5 4593 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // dsub_6 4594 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // dsub_7 4595}; 4596 4597static const uint32_t GPRPairSubClassMask[] = { 4598 0x00000000, 0x1fe00000, 0x00000000, 0x00000000, 0x00000000, 4599}; 4600 4601static const uint32_t GPRPairnospSubClassMask[] = { 4602 0x00000000, 0x0cc00000, 0x00000000, 0x00000000, 0x00000000, 4603}; 4604 4605static const uint32_t GPRPair_with_gsub_0_in_tGPRSubClassMask[] = { 4606 0x00000000, 0x04800000, 0x00000000, 0x00000000, 0x00000000, 4607}; 4608 4609static const uint32_t GPRPair_with_gsub_0_in_hGPRSubClassMask[] = { 4610 0x00000000, 0x19000000, 0x00000000, 0x00000000, 0x00000000, 4611}; 4612 4613static const uint32_t GPRPair_with_gsub_0_in_tcGPRSubClassMask[] = { 4614 0x00000000, 0x16000000, 0x00000000, 0x00000000, 0x00000000, 4615}; 4616 4617static const uint32_t GPRPair_with_gsub_1_in_tcGPRSubClassMask[] = { 4618 0x00000000, 0x04000000, 0x00000000, 0x00000000, 0x00000000, 4619}; 4620 4621static const uint32_t GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRSubClassMask[] = { 4622 0x00000000, 0x08000000, 0x00000000, 0x00000000, 0x00000000, 4623}; 4624 4625static const uint32_t GPRPair_with_gsub_1_in_GPRspSubClassMask[] = { 4626 0x00000000, 0x10000000, 0x00000000, 0x00000000, 0x00000000, 4627}; 4628 4629static const uint32_t DPairSpcSubClassMask[] = { 4630 0x00000000, 0xe0000000, 0x00000003, 0x00000000, 0x00000000, 4631 0x00000000, 0x00000000, 0xfffff800, 0xffffffff, 0x000000ff, // ssub_0_ssub_1_ssub_4_ssub_5 4632 0x00000000, 0x00000000, 0x00000000, 0xfffffc00, 0x000000ff, // ssub_2_ssub_3_ssub_6_ssub_7 4633 0x00000000, 0x00000000, 0x50343000, 0x800003f8, 0x000000ff, // ssub_4_ssub_5_ssub_8_ssub_9 4634 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_6_ssub_7_dsub_5 4635 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_8_ssub_9_ssub_12_ssub_13 4636 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // dsub_5_dsub_7 4637}; 4638 4639static const uint32_t DPairSpc_with_ssub_0SubClassMask[] = { 4640 0x00000000, 0xc0000000, 0x00000003, 0x00000000, 0x00000000, 4641 0x00000000, 0x00000000, 0xfffd6000, 0x7fff9bf7, 0x000000ff, // ssub_0_ssub_1_ssub_4_ssub_5 4642 0x00000000, 0x00000000, 0x00000000, 0x7ff79000, 0x000000ff, // ssub_2_ssub_3_ssub_6_ssub_7 4643 0x00000000, 0x00000000, 0x50340000, 0x000003e0, 0x000000fe, // ssub_4_ssub_5_ssub_8_ssub_9 4644 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_6_ssub_7_dsub_5 4645 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_8_ssub_9_ssub_12_ssub_13 4646 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // dsub_5_dsub_7 4647}; 4648 4649static const uint32_t DPairSpc_with_ssub_4SubClassMask[] = { 4650 0x00000000, 0x80000000, 0x00000003, 0x00000000, 0x00000000, 4651 0x00000000, 0x00000000, 0xfe7c0000, 0x7ff383e7, 0x000000fe, // ssub_0_ssub_1_ssub_4_ssub_5 4652 0x00000000, 0x00000000, 0x00000000, 0x7fd30000, 0x000000fe, // ssub_2_ssub_3_ssub_6_ssub_7 4653 0x00000000, 0x00000000, 0x50300000, 0x000003c0, 0x000000fc, // ssub_4_ssub_5_ssub_8_ssub_9 4654 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_6_ssub_7_dsub_5 4655 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_8_ssub_9_ssub_12_ssub_13 4656 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // dsub_5_dsub_7 4657}; 4658 4659static const uint32_t DPairSpc_with_dsub_0_in_DPR_8SubClassMask[] = { 4660 0x00000000, 0x00000000, 0x00000003, 0x00000000, 0x00000000, 4661 0x00000000, 0x00000000, 0xf2600000, 0x7e920387, 0x000000f0, // ssub_0_ssub_1_ssub_4_ssub_5 4662 0x00000000, 0x00000000, 0x00000000, 0x7a900000, 0x000000f0, // ssub_2_ssub_3_ssub_6_ssub_7 4663 0x00000000, 0x00000000, 0x50000000, 0x00000300, 0x000000e0, // ssub_4_ssub_5_ssub_8_ssub_9 4664 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_6_ssub_7_dsub_5 4665 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_8_ssub_9_ssub_12_ssub_13 4666 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // dsub_5_dsub_7 4667}; 4668 4669static const uint32_t DPairSpc_with_dsub_2_in_DPR_8SubClassMask[] = { 4670 0x00000000, 0x00000000, 0x00000002, 0x00000000, 0x00000000, 4671 0x00000000, 0x00000000, 0x70000000, 0x72800306, 0x000000e0, // ssub_0_ssub_1_ssub_4_ssub_5 4672 0x00000000, 0x00000000, 0x00000000, 0x52000000, 0x000000e0, // ssub_2_ssub_3_ssub_6_ssub_7 4673 0x00000000, 0x00000000, 0x40000000, 0x00000200, 0x000000c0, // ssub_4_ssub_5_ssub_8_ssub_9 4674 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_6_ssub_7_dsub_5 4675 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_8_ssub_9_ssub_12_ssub_13 4676 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // dsub_5_dsub_7 4677}; 4678 4679static const uint32_t DPairSubClassMask[] = { 4680 0x00000000, 0x00000000, 0x000007fc, 0x00000000, 0x00000000, 4681 0x00000000, 0x00000000, 0xafcbc800, 0xfffffc07, 0x000000ff, // qsub_0 4682 0x00000000, 0x00000000, 0x00000000, 0xfffffc00, 0x000000ff, // qsub_1 4683 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // qsub_2 4684 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // qsub_3 4685 0x00000000, 0x00000000, 0xafcbc800, 0xfffffc07, 0x000000ff, // ssub_2_ssub_3_ssub_4_ssub_5 4686 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_6_ssub_7_ssub_8_ssub_9 4687 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // dsub_5_ssub_12_ssub_13 4688}; 4689 4690static const uint32_t DPair_with_ssub_0SubClassMask[] = { 4691 0x00000000, 0x00000000, 0x000007e8, 0x00000000, 0x00000000, 4692 0x00000000, 0x00000000, 0xafc94000, 0x7fff9807, 0x000000ff, // qsub_0 4693 0x00000000, 0x00000000, 0x00000000, 0x7ff38000, 0x000000fe, // qsub_1 4694 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // qsub_2 4695 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // qsub_3 4696 0x00000000, 0x00000000, 0xaec90000, 0x7ff79007, 0x000000ff, // ssub_2_ssub_3_ssub_4_ssub_5 4697 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_6_ssub_7_ssub_8_ssub_9 4698 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // dsub_5_ssub_12_ssub_13 4699}; 4700 4701static const uint32_t QPRSubClassMask[] = { 4702 0x00000000, 0x00000000, 0x00000590, 0x00000000, 0x00000000, 4703 0x00000000, 0x00000000, 0x08808000, 0x98442003, 0x000000ff, // qsub_0 4704 0x00000000, 0x00000000, 0x00000000, 0x98442000, 0x000000ff, // qsub_1 4705 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // qsub_2 4706 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // qsub_3 4707 0x00000000, 0x00000000, 0x85020000, 0x65284004, 0x00000000, // ssub_2_ssub_3_ssub_4_ssub_5 4708}; 4709 4710static const uint32_t DPair_with_ssub_2SubClassMask[] = { 4711 0x00000000, 0x00000000, 0x000007e0, 0x00000000, 0x00000000, 4712 0x00000000, 0x00000000, 0xaec90000, 0x7ff79007, 0x000000ff, // qsub_0 4713 0x00000000, 0x00000000, 0x00000000, 0x7fd30000, 0x000000fe, // qsub_1 4714 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // qsub_2 4715 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // qsub_3 4716 0x00000000, 0x00000000, 0xae480000, 0x7ff38007, 0x000000fe, // ssub_2_ssub_3_ssub_4_ssub_5 4717 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_6_ssub_7_ssub_8_ssub_9 4718 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // dsub_5_ssub_12_ssub_13 4719}; 4720 4721static const uint32_t DPair_with_dsub_0_in_DPR_8SubClassMask[] = { 4722 0x00000000, 0x00000000, 0x00000640, 0x00000000, 0x00000000, 4723 0x00000000, 0x00000000, 0xa2400000, 0x7e920007, 0x000000f0, // qsub_0 4724 0x00000000, 0x00000000, 0x00000000, 0x72800000, 0x000000e0, // qsub_1 4725 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // qsub_2 4726 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // qsub_3 4727 0x00000000, 0x00000000, 0x22000000, 0x7a900007, 0x000000f0, // ssub_2_ssub_3_ssub_4_ssub_5 4728 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_6_ssub_7_ssub_8_ssub_9 4729 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // dsub_5_ssub_12_ssub_13 4730}; 4731 4732static const uint32_t MQPRSubClassMask[] = { 4733 0x00000000, 0x00000000, 0x00000580, 0x00000000, 0x00000000, 4734 0x00000000, 0x00000000, 0x08800000, 0x18440003, 0x000000ff, // qsub_0 4735 0x00000000, 0x00000000, 0x00000000, 0x18400000, 0x000000fe, // qsub_1 4736 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // qsub_2 4737 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // qsub_3 4738 0x00000000, 0x00000000, 0x84000000, 0x65200004, 0x00000000, // ssub_2_ssub_3_ssub_4_ssub_5 4739}; 4740 4741static const uint32_t QPR_VFP2SubClassMask[] = { 4742 0x00000000, 0x00000000, 0x00000580, 0x00000000, 0x00000000, 4743 0x00000000, 0x00000000, 0x08800000, 0x18440003, 0x000000ff, // qsub_0 4744 0x00000000, 0x00000000, 0x00000000, 0x18400000, 0x000000fe, // qsub_1 4745 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // qsub_2 4746 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // qsub_3 4747 0x00000000, 0x00000000, 0x84000000, 0x65200004, 0x00000000, // ssub_2_ssub_3_ssub_4_ssub_5 4748}; 4749 4750static const uint32_t DPair_with_dsub_1_in_DPR_8SubClassMask[] = { 4751 0x00000000, 0x00000000, 0x00000600, 0x00000000, 0x00000000, 4752 0x00000000, 0x00000000, 0x22000000, 0x7a900007, 0x000000f0, // qsub_0 4753 0x00000000, 0x00000000, 0x00000000, 0x52000000, 0x000000e0, // qsub_1 4754 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // qsub_2 4755 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // qsub_3 4756 0x00000000, 0x00000000, 0x20000000, 0x72800006, 0x000000e0, // ssub_2_ssub_3_ssub_4_ssub_5 4757 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_6_ssub_7_ssub_8_ssub_9 4758 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // dsub_5_ssub_12_ssub_13 4759}; 4760 4761static const uint32_t QPR_8SubClassMask[] = { 4762 0x00000000, 0x00000000, 0x00000400, 0x00000000, 0x00000000, 4763 0x00000000, 0x00000000, 0x00000000, 0x18000003, 0x000000f0, // qsub_0 4764 0x00000000, 0x00000000, 0x00000000, 0x10000000, 0x000000e0, // qsub_1 4765 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // qsub_2 4766 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // qsub_3 4767 0x00000000, 0x00000000, 0x00000000, 0x60000004, 0x00000000, // ssub_2_ssub_3_ssub_4_ssub_5 4768}; 4769 4770static const uint32_t DTripleSubClassMask[] = { 4771 0x00000000, 0x00000000, 0xafcbc800, 0x00000007, 0x00000000, 4772 0x00000000, 0x00000000, 0x00000000, 0xfffffc00, 0x000000ff, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4773 0x00000000, 0x00000000, 0x00000000, 0xfffffc00, 0x000000ff, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4774 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4775 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4776 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4777 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // dsub_5_ssub_12_ssub_13_dsub_7 4778}; 4779 4780static const uint32_t DTripleSpcSubClassMask[] = { 4781 0x00000000, 0x00000000, 0x50343000, 0x000003f8, 0x00000000, 4782 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 4783 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 4784 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 4785 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_6_ssub_7_dsub_5_dsub_7 4786}; 4787 4788static const uint32_t DTripleSpc_with_ssub_0SubClassMask[] = { 4789 0x00000000, 0x00000000, 0x50342000, 0x000003f0, 0x00000000, 4790 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000ff, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 4791 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000ff, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 4792 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 4793 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_6_ssub_7_dsub_5_dsub_7 4794}; 4795 4796static const uint32_t DTriple_with_ssub_0SubClassMask[] = { 4797 0x00000000, 0x00000000, 0xafc94000, 0x00000007, 0x00000000, 4798 0x00000000, 0x00000000, 0x00000000, 0x7fff9800, 0x000000ff, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4799 0x00000000, 0x00000000, 0x00000000, 0x7ff79000, 0x000000ff, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4800 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4801 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4802 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4803 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // dsub_5_ssub_12_ssub_13_dsub_7 4804}; 4805 4806static const uint32_t DTriple_with_qsub_0_in_QPRSubClassMask[] = { 4807 0x00000000, 0x00000000, 0x08808000, 0x00000003, 0x00000000, 4808 0x00000000, 0x00000000, 0x00000000, 0x98442000, 0x000000ff, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4809 0x00000000, 0x00000000, 0x00000000, 0x65284000, 0x00000000, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4810 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4811 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4812}; 4813 4814static const uint32_t DTriple_with_ssub_2SubClassMask[] = { 4815 0x00000000, 0x00000000, 0xaec90000, 0x00000007, 0x00000000, 4816 0x00000000, 0x00000000, 0x00000000, 0x7ff79000, 0x000000ff, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4817 0x00000000, 0x00000000, 0x00000000, 0x7ff38000, 0x000000fe, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4818 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4819 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4820 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4821 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // dsub_5_ssub_12_ssub_13_dsub_7 4822}; 4823 4824static const uint32_t DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSubClassMask[] = { 4825 0x00000000, 0x00000000, 0x85020000, 0x00000004, 0x00000000, 4826 0x00000000, 0x00000000, 0x00000000, 0x65284000, 0x00000000, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4827 0x00000000, 0x00000000, 0x00000000, 0x98442000, 0x000000ff, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4828 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4829 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // dsub_5_ssub_12_ssub_13_dsub_7 4830}; 4831 4832static const uint32_t DTripleSpc_with_ssub_4SubClassMask[] = { 4833 0x00000000, 0x00000000, 0x50340000, 0x000003e0, 0x00000000, 4834 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 4835 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 4836 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 4837 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_6_ssub_7_dsub_5_dsub_7 4838}; 4839 4840static const uint32_t DTriple_with_ssub_4SubClassMask[] = { 4841 0x00000000, 0x00000000, 0xae480000, 0x00000007, 0x00000000, 4842 0x00000000, 0x00000000, 0x00000000, 0x7ff38000, 0x000000fe, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4843 0x00000000, 0x00000000, 0x00000000, 0x7fd30000, 0x000000fe, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4844 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4845 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4846 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4847 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // dsub_5_ssub_12_ssub_13_dsub_7 4848}; 4849 4850static const uint32_t DTripleSpc_with_ssub_8SubClassMask[] = { 4851 0x00000000, 0x00000000, 0x50300000, 0x000003c0, 0x00000000, 4852 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 4853 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 4854 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 4855 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_6_ssub_7_dsub_5_dsub_7 4856}; 4857 4858static const uint32_t DTripleSpc_with_dsub_0_in_DPR_8SubClassMask[] = { 4859 0x00000000, 0x00000000, 0x50200000, 0x00000380, 0x00000000, 4860 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 4861 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 4862 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 4863 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_6_ssub_7_dsub_5_dsub_7 4864}; 4865 4866static const uint32_t DTriple_with_dsub_0_in_DPR_8SubClassMask[] = { 4867 0x00000000, 0x00000000, 0xa2400000, 0x00000007, 0x00000000, 4868 0x00000000, 0x00000000, 0x00000000, 0x7e920000, 0x000000f0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4869 0x00000000, 0x00000000, 0x00000000, 0x7a900000, 0x000000f0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4870 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4871 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4872 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4873 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // dsub_5_ssub_12_ssub_13_dsub_7 4874}; 4875 4876static const uint32_t DTriple_with_qsub_0_in_MQPRSubClassMask[] = { 4877 0x00000000, 0x00000000, 0x08800000, 0x00000003, 0x00000000, 4878 0x00000000, 0x00000000, 0x00000000, 0x18440000, 0x000000ff, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4879 0x00000000, 0x00000000, 0x00000000, 0x65200000, 0x00000000, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4880 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4881 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4882}; 4883 4884static const uint32_t DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSubClassMask[] = { 4885 0x00000000, 0x00000000, 0x85000000, 0x00000004, 0x00000000, 4886 0x00000000, 0x00000000, 0x00000000, 0x65280000, 0x00000000, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4887 0x00000000, 0x00000000, 0x00000000, 0x18440000, 0x000000ff, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4888 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4889 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // dsub_5_ssub_12_ssub_13_dsub_7 4890}; 4891 4892static const uint32_t DTriple_with_dsub_1_in_DPR_8SubClassMask[] = { 4893 0x00000000, 0x00000000, 0x22000000, 0x00000007, 0x00000000, 4894 0x00000000, 0x00000000, 0x00000000, 0x7a900000, 0x000000f0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4895 0x00000000, 0x00000000, 0x00000000, 0x72800000, 0x000000e0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4896 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4897 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4898 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4899 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // dsub_5_ssub_12_ssub_13_dsub_7 4900}; 4901 4902static const uint32_t DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSubClassMask[] = { 4903 0x00000000, 0x00000000, 0x84000000, 0x00000004, 0x00000000, 4904 0x00000000, 0x00000000, 0x00000000, 0x65200000, 0x00000000, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4905 0x00000000, 0x00000000, 0x00000000, 0x18400000, 0x000000fe, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4906 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4907 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // dsub_5_ssub_12_ssub_13_dsub_7 4908}; 4909 4910static const uint32_t DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRSubClassMask[] = { 4911 0x00000000, 0x00000000, 0x08000000, 0x00000003, 0x00000000, 4912 0x00000000, 0x00000000, 0x00000000, 0x18400000, 0x000000fe, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4913 0x00000000, 0x00000000, 0x00000000, 0x65000000, 0x00000000, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4914 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4915 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4916}; 4917 4918static const uint32_t DTripleSpc_with_dsub_2_in_DPR_8SubClassMask[] = { 4919 0x00000000, 0x00000000, 0x50000000, 0x00000300, 0x00000000, 4920 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 4921 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 4922 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 4923 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_6_ssub_7_dsub_5_dsub_7 4924}; 4925 4926static const uint32_t DTriple_with_dsub_2_in_DPR_8SubClassMask[] = { 4927 0x00000000, 0x00000000, 0x20000000, 0x00000006, 0x00000000, 4928 0x00000000, 0x00000000, 0x00000000, 0x72800000, 0x000000e0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4929 0x00000000, 0x00000000, 0x00000000, 0x52000000, 0x000000e0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4930 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4931 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4932 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4933 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // dsub_5_ssub_12_ssub_13_dsub_7 4934}; 4935 4936static const uint32_t DTripleSpc_with_dsub_4_in_DPR_8SubClassMask[] = { 4937 0x00000000, 0x00000000, 0x40000000, 0x00000200, 0x00000000, 4938 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 4939 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 4940 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 4941 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_6_ssub_7_dsub_5_dsub_7 4942}; 4943 4944static const uint32_t DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSubClassMask[] = { 4945 0x00000000, 0x00000000, 0x80000000, 0x00000004, 0x00000000, 4946 0x00000000, 0x00000000, 0x00000000, 0x64000000, 0x00000000, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4947 0x00000000, 0x00000000, 0x00000000, 0x18000000, 0x000000f0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4948 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4949 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // dsub_5_ssub_12_ssub_13_dsub_7 4950}; 4951 4952static const uint32_t DTriple_with_qsub_0_in_QPR_8SubClassMask[] = { 4953 0x00000000, 0x00000000, 0x00000000, 0x00000003, 0x00000000, 4954 0x00000000, 0x00000000, 0x00000000, 0x18000000, 0x000000f0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4955 0x00000000, 0x00000000, 0x00000000, 0x60000000, 0x00000000, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4956 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4957 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4958}; 4959 4960static const uint32_t DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRSubClassMask[] = { 4961 0x00000000, 0x00000000, 0x00000000, 0x00000002, 0x00000000, 4962 0x00000000, 0x00000000, 0x00000000, 0x10000000, 0x000000e0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4963 0x00000000, 0x00000000, 0x00000000, 0x40000000, 0x00000000, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4964 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 4965 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 4966}; 4967 4968static const uint32_t DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8SubClassMask[] = { 4969 0x00000000, 0x00000000, 0x00000000, 0x00000004, 0x00000000, 4970 0x00000000, 0x00000000, 0x00000000, 0x60000000, 0x00000000, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 4971 0x00000000, 0x00000000, 0x00000000, 0x10000000, 0x000000e0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 4972 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 4973 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // dsub_5_ssub_12_ssub_13_dsub_7 4974}; 4975 4976static const uint32_t DQuadSpcSubClassMask[] = { 4977 0x00000000, 0x00000000, 0x00000000, 0x000003f8, 0x00000000, 4978 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 4979 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 4980 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 4981 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_6_ssub_7_dsub_5_dsub_7 4982}; 4983 4984static const uint32_t DQuadSpc_with_ssub_0SubClassMask[] = { 4985 0x00000000, 0x00000000, 0x00000000, 0x000003f0, 0x00000000, 4986 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000ff, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 4987 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000ff, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 4988 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 4989 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_6_ssub_7_dsub_5_dsub_7 4990}; 4991 4992static const uint32_t DQuadSpc_with_ssub_4SubClassMask[] = { 4993 0x00000000, 0x00000000, 0x00000000, 0x000003e0, 0x00000000, 4994 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 4995 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 4996 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 4997 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_6_ssub_7_dsub_5_dsub_7 4998}; 4999 5000static const uint32_t DQuadSpc_with_ssub_8SubClassMask[] = { 5001 0x00000000, 0x00000000, 0x00000000, 0x000003c0, 0x00000000, 5002 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 5003 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 5004 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 5005 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_6_ssub_7_dsub_5_dsub_7 5006}; 5007 5008static const uint32_t DQuadSpc_with_dsub_0_in_DPR_8SubClassMask[] = { 5009 0x00000000, 0x00000000, 0x00000000, 0x00000380, 0x00000000, 5010 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 5011 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 5012 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 5013 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_6_ssub_7_dsub_5_dsub_7 5014}; 5015 5016static const uint32_t DQuadSpc_with_dsub_2_in_DPR_8SubClassMask[] = { 5017 0x00000000, 0x00000000, 0x00000000, 0x00000300, 0x00000000, 5018 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 5019 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 5020 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 5021 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_6_ssub_7_dsub_5_dsub_7 5022}; 5023 5024static const uint32_t DQuadSpc_with_dsub_4_in_DPR_8SubClassMask[] = { 5025 0x00000000, 0x00000000, 0x00000000, 0x00000200, 0x00000000, 5026 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 5027 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 5028 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 5029 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_6_ssub_7_dsub_5_dsub_7 5030}; 5031 5032static const uint32_t DQuadSubClassMask[] = { 5033 0x00000000, 0x00000000, 0x00000000, 0x7ffffc00, 0x00000000, 5034 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // qqsub_0 5035 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // qqsub_1 5036 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5037 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5038 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5039}; 5040 5041static const uint32_t DQuad_with_ssub_0SubClassMask[] = { 5042 0x00000000, 0x00000000, 0x00000000, 0x7fff9800, 0x00000000, 5043 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000ff, // qqsub_0 5044 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // qqsub_1 5045 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000ff, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5046 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5047 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5048}; 5049 5050static const uint32_t DQuad_with_ssub_2SubClassMask[] = { 5051 0x00000000, 0x00000000, 0x00000000, 0x7ff79000, 0x00000000, 5052 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000ff, // qqsub_0 5053 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // qqsub_1 5054 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5055 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5056 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5057}; 5058 5059static const uint32_t QQPRSubClassMask[] = { 5060 0x00000000, 0x00000000, 0x00000000, 0x18442000, 0x00000000, 5061 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // qqsub_0 5062 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // qqsub_1 5063 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5064}; 5065 5066static const uint32_t DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSubClassMask[] = { 5067 0x00000000, 0x00000000, 0x00000000, 0x65284000, 0x00000000, 5068 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5069 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5070}; 5071 5072static const uint32_t DQuad_with_ssub_4SubClassMask[] = { 5073 0x00000000, 0x00000000, 0x00000000, 0x7ff38000, 0x00000000, 5074 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // qqsub_0 5075 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // qqsub_1 5076 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5077 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5078 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5079}; 5080 5081static const uint32_t DQuad_with_ssub_6SubClassMask[] = { 5082 0x00000000, 0x00000000, 0x00000000, 0x7fd30000, 0x00000000, 5083 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // qqsub_0 5084 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // qqsub_1 5085 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5086 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5087 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5088}; 5089 5090static const uint32_t DQuad_with_dsub_0_in_DPR_8SubClassMask[] = { 5091 0x00000000, 0x00000000, 0x00000000, 0x7e920000, 0x00000000, 5092 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f0, // qqsub_0 5093 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // qqsub_1 5094 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5095 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5096 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5097}; 5098 5099static const uint32_t DQuad_with_qsub_0_in_MQPRSubClassMask[] = { 5100 0x00000000, 0x00000000, 0x00000000, 0x18440000, 0x00000000, 5101 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000ff, // qqsub_0 5102 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // qqsub_1 5103 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5104}; 5105 5106static const uint32_t DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSubClassMask[] = { 5107 0x00000000, 0x00000000, 0x00000000, 0x65280000, 0x00000000, 5108 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000ff, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5109 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5110}; 5111 5112static const uint32_t DQuad_with_dsub_1_in_DPR_8SubClassMask[] = { 5113 0x00000000, 0x00000000, 0x00000000, 0x7a900000, 0x00000000, 5114 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f0, // qqsub_0 5115 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // qqsub_1 5116 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5117 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5118 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5119}; 5120 5121static const uint32_t DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSubClassMask[] = { 5122 0x00000000, 0x00000000, 0x00000000, 0x65200000, 0x00000000, 5123 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5124 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5125}; 5126 5127static const uint32_t MQQPRSubClassMask[] = { 5128 0x00000000, 0x00000000, 0x00000000, 0x18400000, 0x00000000, 5129 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, // qqsub_0 5130 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // qqsub_1 5131 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5132}; 5133 5134static const uint32_t DQuad_with_dsub_2_in_DPR_8SubClassMask[] = { 5135 0x00000000, 0x00000000, 0x00000000, 0x72800000, 0x00000000, 5136 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // qqsub_0 5137 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // qqsub_1 5138 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5139 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5140 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5141}; 5142 5143static const uint32_t DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSubClassMask[] = { 5144 0x00000000, 0x00000000, 0x00000000, 0x65000000, 0x00000000, 5145 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5146 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5147}; 5148 5149static const uint32_t DQuad_with_dsub_3_in_DPR_8SubClassMask[] = { 5150 0x00000000, 0x00000000, 0x00000000, 0x52000000, 0x00000000, 5151 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // qqsub_0 5152 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // qqsub_1 5153 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5154 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5155 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5156}; 5157 5158static const uint32_t DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSubClassMask[] = { 5159 0x00000000, 0x00000000, 0x00000000, 0x64000000, 0x00000000, 5160 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5161 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5162}; 5163 5164static const uint32_t DQuad_with_qsub_0_in_QPR_8SubClassMask[] = { 5165 0x00000000, 0x00000000, 0x00000000, 0x18000000, 0x00000000, 5166 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f0, // qqsub_0 5167 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // qqsub_1 5168 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5169}; 5170 5171static const uint32_t DQuad_with_qsub_1_in_QPR_8SubClassMask[] = { 5172 0x00000000, 0x00000000, 0x00000000, 0x10000000, 0x00000000, 5173 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // qqsub_0 5174 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // qqsub_1 5175 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 5176}; 5177 5178static const uint32_t DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8SubClassMask[] = { 5179 0x00000000, 0x00000000, 0x00000000, 0x60000000, 0x00000000, 5180 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5181 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5182}; 5183 5184static const uint32_t DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSubClassMask[] = { 5185 0x00000000, 0x00000000, 0x00000000, 0x40000000, 0x00000000, 5186 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 5187 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 5188}; 5189 5190static const uint32_t QQQQPRSubClassMask[] = { 5191 0x00000000, 0x00000000, 0x00000000, 0x80000000, 0x000000ff, 5192}; 5193 5194static const uint32_t QQQQPR_with_ssub_0SubClassMask[] = { 5195 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000ff, 5196}; 5197 5198static const uint32_t QQQQPR_with_ssub_4SubClassMask[] = { 5199 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fe, 5200}; 5201 5202static const uint32_t QQQQPR_with_ssub_8SubClassMask[] = { 5203 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000fc, 5204}; 5205 5206static const uint32_t MQQQQPRSubClassMask[] = { 5207 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f8, 5208}; 5209 5210static const uint32_t MQQQQPR_with_dsub_0_in_DPR_8SubClassMask[] = { 5211 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000f0, 5212}; 5213 5214static const uint32_t MQQQQPR_with_dsub_2_in_DPR_8SubClassMask[] = { 5215 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000e0, 5216}; 5217 5218static const uint32_t MQQQQPR_with_dsub_4_in_DPR_8SubClassMask[] = { 5219 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x000000c0, 5220}; 5221 5222static const uint32_t MQQQQPR_with_dsub_6_in_DPR_8SubClassMask[] = { 5223 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000080, 5224}; 5225 5226static const uint16_t SuperRegIdxSeqs[] = { 5227 /* 0 */ 1, 2, 3, 4, 5, 6, 7, 8, 0, 5228 /* 9 */ 9, 0, 5229 /* 11 */ 9, 10, 0, 5230 /* 14 */ 1, 2, 3, 4, 5, 6, 7, 8, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 0, 5231 /* 39 */ 13, 14, 15, 16, 37, 0, 5232 /* 45 */ 38, 40, 45, 48, 0, 5233 /* 50 */ 42, 50, 0, 5234 /* 53 */ 34, 36, 44, 52, 0, 5235 /* 58 */ 33, 35, 43, 46, 51, 53, 0, 5236 /* 65 */ 34, 36, 47, 54, 0, 5237 /* 70 */ 34, 36, 44, 47, 52, 54, 0, 5238 /* 77 */ 13, 14, 15, 16, 37, 49, 55, 0, 5239 /* 85 */ 11, 12, 56, 0, 5240 /* 89 */ 11, 12, 42, 50, 56, 0, 5241}; 5242 5243static const TargetRegisterClass *const SPRSuperclasses[] = { 5244 &ARM::HPRRegClass, 5245 &ARM::FPWithVPRRegClass, 5246 nullptr 5247}; 5248 5249static const TargetRegisterClass *const FPWithVPR_with_ssub_0Superclasses[] = { 5250 &ARM::FPWithVPRRegClass, 5251 nullptr 5252}; 5253 5254static const TargetRegisterClass *const SPR_8Superclasses[] = { 5255 &ARM::HPRRegClass, 5256 &ARM::FPWithVPRRegClass, 5257 &ARM::SPRRegClass, 5258 nullptr 5259}; 5260 5261static const TargetRegisterClass *const GPRnopcSuperclasses[] = { 5262 &ARM::GPRRegClass, 5263 &ARM::GPRwithAPSRRegClass, 5264 &ARM::GPRwithZRRegClass, 5265 nullptr 5266}; 5267 5268static const TargetRegisterClass *const GPRnospSuperclasses[] = { 5269 &ARM::GPRRegClass, 5270 nullptr 5271}; 5272 5273static const TargetRegisterClass *const GPRwithAPSR_NZCVnospSuperclasses[] = { 5274 &ARM::GPRwithAPSRRegClass, 5275 nullptr 5276}; 5277 5278static const TargetRegisterClass *const GPRwithZRnospSuperclasses[] = { 5279 &ARM::GPRwithZRRegClass, 5280 nullptr 5281}; 5282 5283static const TargetRegisterClass *const GPRnoipSuperclasses[] = { 5284 &ARM::GPRRegClass, 5285 nullptr 5286}; 5287 5288static const TargetRegisterClass *const rGPRSuperclasses[] = { 5289 &ARM::GPRRegClass, 5290 &ARM::GPRwithAPSRRegClass, 5291 &ARM::GPRwithZRRegClass, 5292 &ARM::GPRnopcRegClass, 5293 &ARM::GPRnospRegClass, 5294 &ARM::GPRwithAPSR_NZCVnospRegClass, 5295 &ARM::GPRwithAPSRnospRegClass, 5296 &ARM::GPRwithZRnospRegClass, 5297 nullptr 5298}; 5299 5300static const TargetRegisterClass *const GPRnoip_and_GPRnopcSuperclasses[] = { 5301 &ARM::GPRRegClass, 5302 &ARM::GPRwithAPSRRegClass, 5303 &ARM::GPRwithZRRegClass, 5304 &ARM::GPRnopcRegClass, 5305 &ARM::GPRnoipRegClass, 5306 nullptr 5307}; 5308 5309static const TargetRegisterClass *const GPRnoip_and_GPRnospSuperclasses[] = { 5310 &ARM::GPRRegClass, 5311 &ARM::GPRnospRegClass, 5312 &ARM::GPRnoipRegClass, 5313 nullptr 5314}; 5315 5316static const TargetRegisterClass *const GPRnoip_and_GPRwithAPSR_NZCVnospSuperclasses[] = { 5317 &ARM::GPRRegClass, 5318 &ARM::GPRwithAPSRRegClass, 5319 &ARM::GPRwithZRRegClass, 5320 &ARM::GPRnopcRegClass, 5321 &ARM::GPRnospRegClass, 5322 &ARM::GPRwithAPSR_NZCVnospRegClass, 5323 &ARM::GPRwithAPSRnospRegClass, 5324 &ARM::GPRwithZRnospRegClass, 5325 &ARM::GPRnoipRegClass, 5326 &ARM::rGPRRegClass, 5327 &ARM::GPRnoip_and_GPRnopcRegClass, 5328 &ARM::GPRnoip_and_GPRnospRegClass, 5329 nullptr 5330}; 5331 5332static const TargetRegisterClass *const tGPRwithpcSuperclasses[] = { 5333 &ARM::GPRRegClass, 5334 &ARM::GPRnospRegClass, 5335 &ARM::GPRnoipRegClass, 5336 &ARM::GPRnoip_and_GPRnospRegClass, 5337 nullptr 5338}; 5339 5340static const TargetRegisterClass *const FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8Superclasses[] = { 5341 &ARM::FPWithVPRRegClass, 5342 &ARM::FPWithVPR_with_ssub_0RegClass, 5343 nullptr 5344}; 5345 5346static const TargetRegisterClass *const hGPRSuperclasses[] = { 5347 &ARM::GPRRegClass, 5348 nullptr 5349}; 5350 5351static const TargetRegisterClass *const tGPRSuperclasses[] = { 5352 &ARM::GPRRegClass, 5353 &ARM::GPRwithAPSRRegClass, 5354 &ARM::GPRwithZRRegClass, 5355 &ARM::GPRnopcRegClass, 5356 &ARM::GPRnospRegClass, 5357 &ARM::GPRwithAPSR_NZCVnospRegClass, 5358 &ARM::GPRwithAPSRnospRegClass, 5359 &ARM::GPRwithZRnospRegClass, 5360 &ARM::GPRnoipRegClass, 5361 &ARM::rGPRRegClass, 5362 &ARM::GPRnoip_and_GPRnopcRegClass, 5363 &ARM::GPRnoip_and_GPRnospRegClass, 5364 &ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClass, 5365 &ARM::tGPRwithpcRegClass, 5366 nullptr 5367}; 5368 5369static const TargetRegisterClass *const tGPREvenSuperclasses[] = { 5370 &ARM::GPRRegClass, 5371 &ARM::GPRwithAPSRRegClass, 5372 &ARM::GPRwithZRRegClass, 5373 &ARM::GPRnopcRegClass, 5374 &ARM::GPRnospRegClass, 5375 &ARM::GPRwithAPSR_NZCVnospRegClass, 5376 &ARM::GPRwithAPSRnospRegClass, 5377 &ARM::GPRwithZRnospRegClass, 5378 &ARM::rGPRRegClass, 5379 nullptr 5380}; 5381 5382static const TargetRegisterClass *const GPRnopc_and_hGPRSuperclasses[] = { 5383 &ARM::GPRRegClass, 5384 &ARM::GPRwithAPSRRegClass, 5385 &ARM::GPRwithZRRegClass, 5386 &ARM::GPRnopcRegClass, 5387 &ARM::hGPRRegClass, 5388 nullptr 5389}; 5390 5391static const TargetRegisterClass *const GPRnosp_and_hGPRSuperclasses[] = { 5392 &ARM::GPRRegClass, 5393 &ARM::GPRnospRegClass, 5394 &ARM::hGPRRegClass, 5395 nullptr 5396}; 5397 5398static const TargetRegisterClass *const GPRnoip_and_hGPRSuperclasses[] = { 5399 &ARM::GPRRegClass, 5400 &ARM::GPRnoipRegClass, 5401 &ARM::hGPRRegClass, 5402 nullptr 5403}; 5404 5405static const TargetRegisterClass *const GPRnoip_and_tGPREvenSuperclasses[] = { 5406 &ARM::GPRRegClass, 5407 &ARM::GPRwithAPSRRegClass, 5408 &ARM::GPRwithZRRegClass, 5409 &ARM::GPRnopcRegClass, 5410 &ARM::GPRnospRegClass, 5411 &ARM::GPRwithAPSR_NZCVnospRegClass, 5412 &ARM::GPRwithAPSRnospRegClass, 5413 &ARM::GPRwithZRnospRegClass, 5414 &ARM::GPRnoipRegClass, 5415 &ARM::rGPRRegClass, 5416 &ARM::GPRnoip_and_GPRnopcRegClass, 5417 &ARM::GPRnoip_and_GPRnospRegClass, 5418 &ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClass, 5419 &ARM::tGPREvenRegClass, 5420 nullptr 5421}; 5422 5423static const TargetRegisterClass *const GPRnosp_and_GPRnopc_and_hGPRSuperclasses[] = { 5424 &ARM::GPRRegClass, 5425 &ARM::GPRwithAPSRRegClass, 5426 &ARM::GPRwithZRRegClass, 5427 &ARM::GPRnopcRegClass, 5428 &ARM::GPRnospRegClass, 5429 &ARM::GPRwithAPSR_NZCVnospRegClass, 5430 &ARM::GPRwithAPSRnospRegClass, 5431 &ARM::GPRwithZRnospRegClass, 5432 &ARM::rGPRRegClass, 5433 &ARM::hGPRRegClass, 5434 &ARM::GPRnopc_and_hGPRRegClass, 5435 &ARM::GPRnosp_and_hGPRRegClass, 5436 nullptr 5437}; 5438 5439static const TargetRegisterClass *const tGPROddSuperclasses[] = { 5440 &ARM::GPRRegClass, 5441 &ARM::GPRwithAPSRRegClass, 5442 &ARM::GPRwithZRRegClass, 5443 &ARM::GPRnopcRegClass, 5444 &ARM::GPRnospRegClass, 5445 &ARM::GPRwithAPSR_NZCVnospRegClass, 5446 &ARM::GPRwithAPSRnospRegClass, 5447 &ARM::GPRwithZRnospRegClass, 5448 &ARM::GPRnoipRegClass, 5449 &ARM::rGPRRegClass, 5450 &ARM::GPRnoip_and_GPRnopcRegClass, 5451 &ARM::GPRnoip_and_GPRnospRegClass, 5452 &ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClass, 5453 nullptr 5454}; 5455 5456static const TargetRegisterClass *const GPRnopc_and_GPRnoip_and_hGPRSuperclasses[] = { 5457 &ARM::GPRRegClass, 5458 &ARM::GPRwithAPSRRegClass, 5459 &ARM::GPRwithZRRegClass, 5460 &ARM::GPRnopcRegClass, 5461 &ARM::GPRnoipRegClass, 5462 &ARM::GPRnoip_and_GPRnopcRegClass, 5463 &ARM::hGPRRegClass, 5464 &ARM::GPRnopc_and_hGPRRegClass, 5465 &ARM::GPRnoip_and_hGPRRegClass, 5466 nullptr 5467}; 5468 5469static const TargetRegisterClass *const GPRnosp_and_GPRnoip_and_hGPRSuperclasses[] = { 5470 &ARM::GPRRegClass, 5471 &ARM::GPRnospRegClass, 5472 &ARM::GPRnoipRegClass, 5473 &ARM::GPRnoip_and_GPRnospRegClass, 5474 &ARM::hGPRRegClass, 5475 &ARM::GPRnosp_and_hGPRRegClass, 5476 &ARM::GPRnoip_and_hGPRRegClass, 5477 nullptr 5478}; 5479 5480static const TargetRegisterClass *const tcGPRSuperclasses[] = { 5481 &ARM::GPRRegClass, 5482 &ARM::GPRwithAPSRRegClass, 5483 &ARM::GPRwithZRRegClass, 5484 &ARM::GPRnopcRegClass, 5485 &ARM::GPRnospRegClass, 5486 &ARM::GPRwithAPSR_NZCVnospRegClass, 5487 &ARM::GPRwithAPSRnospRegClass, 5488 &ARM::GPRwithZRnospRegClass, 5489 &ARM::rGPRRegClass, 5490 nullptr 5491}; 5492 5493static const TargetRegisterClass *const GPRnoip_and_tcGPRSuperclasses[] = { 5494 &ARM::GPRRegClass, 5495 &ARM::GPRwithAPSRRegClass, 5496 &ARM::GPRwithZRRegClass, 5497 &ARM::GPRnopcRegClass, 5498 &ARM::GPRnospRegClass, 5499 &ARM::GPRwithAPSR_NZCVnospRegClass, 5500 &ARM::GPRwithAPSRnospRegClass, 5501 &ARM::GPRwithZRnospRegClass, 5502 &ARM::GPRnoipRegClass, 5503 &ARM::rGPRRegClass, 5504 &ARM::GPRnoip_and_GPRnopcRegClass, 5505 &ARM::GPRnoip_and_GPRnospRegClass, 5506 &ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClass, 5507 &ARM::tGPRwithpcRegClass, 5508 &ARM::tGPRRegClass, 5509 &ARM::tcGPRRegClass, 5510 nullptr 5511}; 5512 5513static const TargetRegisterClass *const GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRSuperclasses[] = { 5514 &ARM::GPRRegClass, 5515 &ARM::GPRwithAPSRRegClass, 5516 &ARM::GPRwithZRRegClass, 5517 &ARM::GPRnopcRegClass, 5518 &ARM::GPRnospRegClass, 5519 &ARM::GPRwithAPSR_NZCVnospRegClass, 5520 &ARM::GPRwithAPSRnospRegClass, 5521 &ARM::GPRwithZRnospRegClass, 5522 &ARM::GPRnoipRegClass, 5523 &ARM::rGPRRegClass, 5524 &ARM::GPRnoip_and_GPRnopcRegClass, 5525 &ARM::GPRnoip_and_GPRnospRegClass, 5526 &ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClass, 5527 &ARM::hGPRRegClass, 5528 &ARM::GPRnopc_and_hGPRRegClass, 5529 &ARM::GPRnosp_and_hGPRRegClass, 5530 &ARM::GPRnoip_and_hGPRRegClass, 5531 &ARM::GPRnosp_and_GPRnopc_and_hGPRRegClass, 5532 &ARM::GPRnopc_and_GPRnoip_and_hGPRRegClass, 5533 &ARM::GPRnosp_and_GPRnoip_and_hGPRRegClass, 5534 nullptr 5535}; 5536 5537static const TargetRegisterClass *const hGPR_and_tGPREvenSuperclasses[] = { 5538 &ARM::GPRRegClass, 5539 &ARM::GPRwithAPSRRegClass, 5540 &ARM::GPRwithZRRegClass, 5541 &ARM::GPRnopcRegClass, 5542 &ARM::GPRnospRegClass, 5543 &ARM::GPRwithAPSR_NZCVnospRegClass, 5544 &ARM::GPRwithAPSRnospRegClass, 5545 &ARM::GPRwithZRnospRegClass, 5546 &ARM::rGPRRegClass, 5547 &ARM::hGPRRegClass, 5548 &ARM::tGPREvenRegClass, 5549 &ARM::GPRnopc_and_hGPRRegClass, 5550 &ARM::GPRnosp_and_hGPRRegClass, 5551 &ARM::GPRnosp_and_GPRnopc_and_hGPRRegClass, 5552 nullptr 5553}; 5554 5555static const TargetRegisterClass *const tGPR_and_tGPREvenSuperclasses[] = { 5556 &ARM::GPRRegClass, 5557 &ARM::GPRwithAPSRRegClass, 5558 &ARM::GPRwithZRRegClass, 5559 &ARM::GPRnopcRegClass, 5560 &ARM::GPRnospRegClass, 5561 &ARM::GPRwithAPSR_NZCVnospRegClass, 5562 &ARM::GPRwithAPSRnospRegClass, 5563 &ARM::GPRwithZRnospRegClass, 5564 &ARM::GPRnoipRegClass, 5565 &ARM::rGPRRegClass, 5566 &ARM::GPRnoip_and_GPRnopcRegClass, 5567 &ARM::GPRnoip_and_GPRnospRegClass, 5568 &ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClass, 5569 &ARM::tGPRwithpcRegClass, 5570 &ARM::tGPRRegClass, 5571 &ARM::tGPREvenRegClass, 5572 &ARM::GPRnoip_and_tGPREvenRegClass, 5573 nullptr 5574}; 5575 5576static const TargetRegisterClass *const tGPR_and_tGPROddSuperclasses[] = { 5577 &ARM::GPRRegClass, 5578 &ARM::GPRwithAPSRRegClass, 5579 &ARM::GPRwithZRRegClass, 5580 &ARM::GPRnopcRegClass, 5581 &ARM::GPRnospRegClass, 5582 &ARM::GPRwithAPSR_NZCVnospRegClass, 5583 &ARM::GPRwithAPSRnospRegClass, 5584 &ARM::GPRwithZRnospRegClass, 5585 &ARM::GPRnoipRegClass, 5586 &ARM::rGPRRegClass, 5587 &ARM::GPRnoip_and_GPRnopcRegClass, 5588 &ARM::GPRnoip_and_GPRnospRegClass, 5589 &ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClass, 5590 &ARM::tGPRwithpcRegClass, 5591 &ARM::tGPRRegClass, 5592 &ARM::tGPROddRegClass, 5593 nullptr 5594}; 5595 5596static const TargetRegisterClass *const tGPREven_and_tcGPRSuperclasses[] = { 5597 &ARM::GPRRegClass, 5598 &ARM::GPRwithAPSRRegClass, 5599 &ARM::GPRwithZRRegClass, 5600 &ARM::GPRnopcRegClass, 5601 &ARM::GPRnospRegClass, 5602 &ARM::GPRwithAPSR_NZCVnospRegClass, 5603 &ARM::GPRwithAPSRnospRegClass, 5604 &ARM::GPRwithZRnospRegClass, 5605 &ARM::rGPRRegClass, 5606 &ARM::tGPREvenRegClass, 5607 &ARM::tcGPRRegClass, 5608 nullptr 5609}; 5610 5611static const TargetRegisterClass *const hGPR_and_GPRnoip_and_tGPREvenSuperclasses[] = { 5612 &ARM::GPRRegClass, 5613 &ARM::GPRwithAPSRRegClass, 5614 &ARM::GPRwithZRRegClass, 5615 &ARM::GPRnopcRegClass, 5616 &ARM::GPRnospRegClass, 5617 &ARM::GPRwithAPSR_NZCVnospRegClass, 5618 &ARM::GPRwithAPSRnospRegClass, 5619 &ARM::GPRwithZRnospRegClass, 5620 &ARM::GPRnoipRegClass, 5621 &ARM::rGPRRegClass, 5622 &ARM::GPRnoip_and_GPRnopcRegClass, 5623 &ARM::GPRnoip_and_GPRnospRegClass, 5624 &ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClass, 5625 &ARM::hGPRRegClass, 5626 &ARM::tGPREvenRegClass, 5627 &ARM::GPRnopc_and_hGPRRegClass, 5628 &ARM::GPRnosp_and_hGPRRegClass, 5629 &ARM::GPRnoip_and_hGPRRegClass, 5630 &ARM::GPRnoip_and_tGPREvenRegClass, 5631 &ARM::GPRnosp_and_GPRnopc_and_hGPRRegClass, 5632 &ARM::GPRnopc_and_GPRnoip_and_hGPRRegClass, 5633 &ARM::GPRnosp_and_GPRnoip_and_hGPRRegClass, 5634 &ARM::GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRRegClass, 5635 &ARM::hGPR_and_tGPREvenRegClass, 5636 nullptr 5637}; 5638 5639static const TargetRegisterClass *const hGPR_and_tGPROddSuperclasses[] = { 5640 &ARM::GPRRegClass, 5641 &ARM::GPRwithAPSRRegClass, 5642 &ARM::GPRwithZRRegClass, 5643 &ARM::GPRnopcRegClass, 5644 &ARM::GPRnospRegClass, 5645 &ARM::GPRwithAPSR_NZCVnospRegClass, 5646 &ARM::GPRwithAPSRnospRegClass, 5647 &ARM::GPRwithZRnospRegClass, 5648 &ARM::GPRnoipRegClass, 5649 &ARM::rGPRRegClass, 5650 &ARM::GPRnoip_and_GPRnopcRegClass, 5651 &ARM::GPRnoip_and_GPRnospRegClass, 5652 &ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClass, 5653 &ARM::hGPRRegClass, 5654 &ARM::GPRnopc_and_hGPRRegClass, 5655 &ARM::GPRnosp_and_hGPRRegClass, 5656 &ARM::GPRnoip_and_hGPRRegClass, 5657 &ARM::GPRnosp_and_GPRnopc_and_hGPRRegClass, 5658 &ARM::tGPROddRegClass, 5659 &ARM::GPRnopc_and_GPRnoip_and_hGPRRegClass, 5660 &ARM::GPRnosp_and_GPRnoip_and_hGPRRegClass, 5661 &ARM::GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRRegClass, 5662 nullptr 5663}; 5664 5665static const TargetRegisterClass *const tGPREven_and_GPRnoip_and_tcGPRSuperclasses[] = { 5666 &ARM::GPRRegClass, 5667 &ARM::GPRwithAPSRRegClass, 5668 &ARM::GPRwithZRRegClass, 5669 &ARM::GPRnopcRegClass, 5670 &ARM::GPRnospRegClass, 5671 &ARM::GPRwithAPSR_NZCVnospRegClass, 5672 &ARM::GPRwithAPSRnospRegClass, 5673 &ARM::GPRwithZRnospRegClass, 5674 &ARM::GPRnoipRegClass, 5675 &ARM::rGPRRegClass, 5676 &ARM::GPRnoip_and_GPRnopcRegClass, 5677 &ARM::GPRnoip_and_GPRnospRegClass, 5678 &ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClass, 5679 &ARM::tGPRwithpcRegClass, 5680 &ARM::tGPRRegClass, 5681 &ARM::tGPREvenRegClass, 5682 &ARM::GPRnoip_and_tGPREvenRegClass, 5683 &ARM::tcGPRRegClass, 5684 &ARM::GPRnoip_and_tcGPRRegClass, 5685 &ARM::tGPR_and_tGPREvenRegClass, 5686 &ARM::tGPREven_and_tcGPRRegClass, 5687 nullptr 5688}; 5689 5690static const TargetRegisterClass *const tGPROdd_and_tcGPRSuperclasses[] = { 5691 &ARM::GPRRegClass, 5692 &ARM::GPRwithAPSRRegClass, 5693 &ARM::GPRwithZRRegClass, 5694 &ARM::GPRnopcRegClass, 5695 &ARM::GPRnospRegClass, 5696 &ARM::GPRwithAPSR_NZCVnospRegClass, 5697 &ARM::GPRwithAPSRnospRegClass, 5698 &ARM::GPRwithZRnospRegClass, 5699 &ARM::GPRnoipRegClass, 5700 &ARM::rGPRRegClass, 5701 &ARM::GPRnoip_and_GPRnopcRegClass, 5702 &ARM::GPRnoip_and_GPRnospRegClass, 5703 &ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClass, 5704 &ARM::tGPRwithpcRegClass, 5705 &ARM::tGPRRegClass, 5706 &ARM::tGPROddRegClass, 5707 &ARM::tcGPRRegClass, 5708 &ARM::GPRnoip_and_tcGPRRegClass, 5709 &ARM::tGPR_and_tGPROddRegClass, 5710 nullptr 5711}; 5712 5713static const TargetRegisterClass *const GPRlrSuperclasses[] = { 5714 &ARM::GPRRegClass, 5715 &ARM::GPRwithAPSRRegClass, 5716 &ARM::GPRwithZRRegClass, 5717 &ARM::GPRnopcRegClass, 5718 &ARM::GPRnospRegClass, 5719 &ARM::GPRwithAPSR_NZCVnospRegClass, 5720 &ARM::GPRwithAPSRnospRegClass, 5721 &ARM::GPRwithZRnospRegClass, 5722 &ARM::rGPRRegClass, 5723 &ARM::hGPRRegClass, 5724 &ARM::tGPREvenRegClass, 5725 &ARM::GPRnopc_and_hGPRRegClass, 5726 &ARM::GPRnosp_and_hGPRRegClass, 5727 &ARM::GPRnosp_and_GPRnopc_and_hGPRRegClass, 5728 &ARM::hGPR_and_tGPREvenRegClass, 5729 nullptr 5730}; 5731 5732static const TargetRegisterClass *const GPRspSuperclasses[] = { 5733 &ARM::GPRRegClass, 5734 &ARM::GPRwithAPSRRegClass, 5735 &ARM::GPRwithZRRegClass, 5736 &ARM::GPRnopcRegClass, 5737 &ARM::GPRnoipRegClass, 5738 &ARM::GPRnoip_and_GPRnopcRegClass, 5739 &ARM::hGPRRegClass, 5740 &ARM::GPRnopc_and_hGPRRegClass, 5741 &ARM::GPRnoip_and_hGPRRegClass, 5742 &ARM::GPRnopc_and_GPRnoip_and_hGPRRegClass, 5743 nullptr 5744}; 5745 5746static const TargetRegisterClass *const VCCRSuperclasses[] = { 5747 &ARM::FPWithVPRRegClass, 5748 nullptr 5749}; 5750 5751static const TargetRegisterClass *const hGPR_and_tGPRwithpcSuperclasses[] = { 5752 &ARM::GPRRegClass, 5753 &ARM::GPRnospRegClass, 5754 &ARM::GPRnoipRegClass, 5755 &ARM::GPRnoip_and_GPRnospRegClass, 5756 &ARM::tGPRwithpcRegClass, 5757 &ARM::hGPRRegClass, 5758 &ARM::GPRnosp_and_hGPRRegClass, 5759 &ARM::GPRnoip_and_hGPRRegClass, 5760 &ARM::GPRnosp_and_GPRnoip_and_hGPRRegClass, 5761 nullptr 5762}; 5763 5764static const TargetRegisterClass *const hGPR_and_tcGPRSuperclasses[] = { 5765 &ARM::GPRRegClass, 5766 &ARM::GPRwithAPSRRegClass, 5767 &ARM::GPRwithZRRegClass, 5768 &ARM::GPRnopcRegClass, 5769 &ARM::GPRnospRegClass, 5770 &ARM::GPRwithAPSR_NZCVnospRegClass, 5771 &ARM::GPRwithAPSRnospRegClass, 5772 &ARM::GPRwithZRnospRegClass, 5773 &ARM::rGPRRegClass, 5774 &ARM::hGPRRegClass, 5775 &ARM::tGPREvenRegClass, 5776 &ARM::GPRnopc_and_hGPRRegClass, 5777 &ARM::GPRnosp_and_hGPRRegClass, 5778 &ARM::GPRnosp_and_GPRnopc_and_hGPRRegClass, 5779 &ARM::tcGPRRegClass, 5780 &ARM::hGPR_and_tGPREvenRegClass, 5781 &ARM::tGPREven_and_tcGPRRegClass, 5782 nullptr 5783}; 5784 5785static const TargetRegisterClass *const DPRSuperclasses[] = { 5786 &ARM::FPWithVPRRegClass, 5787 nullptr 5788}; 5789 5790static const TargetRegisterClass *const DPR_VFP2Superclasses[] = { 5791 &ARM::FPWithVPRRegClass, 5792 &ARM::FPWithVPR_with_ssub_0RegClass, 5793 &ARM::DPRRegClass, 5794 nullptr 5795}; 5796 5797static const TargetRegisterClass *const DPR_8Superclasses[] = { 5798 &ARM::FPWithVPRRegClass, 5799 &ARM::FPWithVPR_with_ssub_0RegClass, 5800 &ARM::FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8RegClass, 5801 &ARM::DPRRegClass, 5802 &ARM::DPR_VFP2RegClass, 5803 nullptr 5804}; 5805 5806static const TargetRegisterClass *const GPRPairnospSuperclasses[] = { 5807 &ARM::GPRPairRegClass, 5808 nullptr 5809}; 5810 5811static const TargetRegisterClass *const GPRPair_with_gsub_0_in_tGPRSuperclasses[] = { 5812 &ARM::GPRPairRegClass, 5813 &ARM::GPRPairnospRegClass, 5814 nullptr 5815}; 5816 5817static const TargetRegisterClass *const GPRPair_with_gsub_0_in_hGPRSuperclasses[] = { 5818 &ARM::GPRPairRegClass, 5819 nullptr 5820}; 5821 5822static const TargetRegisterClass *const GPRPair_with_gsub_0_in_tcGPRSuperclasses[] = { 5823 &ARM::GPRPairRegClass, 5824 nullptr 5825}; 5826 5827static const TargetRegisterClass *const GPRPair_with_gsub_1_in_tcGPRSuperclasses[] = { 5828 &ARM::GPRPairRegClass, 5829 &ARM::GPRPairnospRegClass, 5830 &ARM::GPRPair_with_gsub_0_in_tGPRRegClass, 5831 &ARM::GPRPair_with_gsub_0_in_tcGPRRegClass, 5832 nullptr 5833}; 5834 5835static const TargetRegisterClass *const GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRSuperclasses[] = { 5836 &ARM::GPRPairRegClass, 5837 &ARM::GPRPairnospRegClass, 5838 &ARM::GPRPair_with_gsub_0_in_hGPRRegClass, 5839 nullptr 5840}; 5841 5842static const TargetRegisterClass *const GPRPair_with_gsub_1_in_GPRspSuperclasses[] = { 5843 &ARM::GPRPairRegClass, 5844 &ARM::GPRPair_with_gsub_0_in_hGPRRegClass, 5845 &ARM::GPRPair_with_gsub_0_in_tcGPRRegClass, 5846 nullptr 5847}; 5848 5849static const TargetRegisterClass *const DPairSpc_with_ssub_0Superclasses[] = { 5850 &ARM::DPairSpcRegClass, 5851 nullptr 5852}; 5853 5854static const TargetRegisterClass *const DPairSpc_with_ssub_4Superclasses[] = { 5855 &ARM::DPairSpcRegClass, 5856 &ARM::DPairSpc_with_ssub_0RegClass, 5857 nullptr 5858}; 5859 5860static const TargetRegisterClass *const DPairSpc_with_dsub_0_in_DPR_8Superclasses[] = { 5861 &ARM::DPairSpcRegClass, 5862 &ARM::DPairSpc_with_ssub_0RegClass, 5863 &ARM::DPairSpc_with_ssub_4RegClass, 5864 nullptr 5865}; 5866 5867static const TargetRegisterClass *const DPairSpc_with_dsub_2_in_DPR_8Superclasses[] = { 5868 &ARM::DPairSpcRegClass, 5869 &ARM::DPairSpc_with_ssub_0RegClass, 5870 &ARM::DPairSpc_with_ssub_4RegClass, 5871 &ARM::DPairSpc_with_dsub_0_in_DPR_8RegClass, 5872 nullptr 5873}; 5874 5875static const TargetRegisterClass *const DPair_with_ssub_0Superclasses[] = { 5876 &ARM::DPairRegClass, 5877 nullptr 5878}; 5879 5880static const TargetRegisterClass *const QPRSuperclasses[] = { 5881 &ARM::DPairRegClass, 5882 nullptr 5883}; 5884 5885static const TargetRegisterClass *const DPair_with_ssub_2Superclasses[] = { 5886 &ARM::DPairRegClass, 5887 &ARM::DPair_with_ssub_0RegClass, 5888 nullptr 5889}; 5890 5891static const TargetRegisterClass *const DPair_with_dsub_0_in_DPR_8Superclasses[] = { 5892 &ARM::DPairRegClass, 5893 &ARM::DPair_with_ssub_0RegClass, 5894 &ARM::DPair_with_ssub_2RegClass, 5895 nullptr 5896}; 5897 5898static const TargetRegisterClass *const MQPRSuperclasses[] = { 5899 &ARM::DPairRegClass, 5900 &ARM::DPair_with_ssub_0RegClass, 5901 &ARM::QPRRegClass, 5902 &ARM::DPair_with_ssub_2RegClass, 5903 &ARM::QPR_VFP2RegClass, 5904 nullptr 5905}; 5906 5907static const TargetRegisterClass *const QPR_VFP2Superclasses[] = { 5908 &ARM::DPairRegClass, 5909 &ARM::DPair_with_ssub_0RegClass, 5910 &ARM::QPRRegClass, 5911 &ARM::DPair_with_ssub_2RegClass, 5912 &ARM::MQPRRegClass, 5913 nullptr 5914}; 5915 5916static const TargetRegisterClass *const DPair_with_dsub_1_in_DPR_8Superclasses[] = { 5917 &ARM::DPairRegClass, 5918 &ARM::DPair_with_ssub_0RegClass, 5919 &ARM::DPair_with_ssub_2RegClass, 5920 &ARM::DPair_with_dsub_0_in_DPR_8RegClass, 5921 nullptr 5922}; 5923 5924static const TargetRegisterClass *const QPR_8Superclasses[] = { 5925 &ARM::DPairRegClass, 5926 &ARM::DPair_with_ssub_0RegClass, 5927 &ARM::QPRRegClass, 5928 &ARM::DPair_with_ssub_2RegClass, 5929 &ARM::DPair_with_dsub_0_in_DPR_8RegClass, 5930 &ARM::MQPRRegClass, 5931 &ARM::QPR_VFP2RegClass, 5932 &ARM::DPair_with_dsub_1_in_DPR_8RegClass, 5933 nullptr 5934}; 5935 5936static const TargetRegisterClass *const DTripleSpc_with_ssub_0Superclasses[] = { 5937 &ARM::DTripleSpcRegClass, 5938 nullptr 5939}; 5940 5941static const TargetRegisterClass *const DTriple_with_ssub_0Superclasses[] = { 5942 &ARM::DTripleRegClass, 5943 nullptr 5944}; 5945 5946static const TargetRegisterClass *const DTriple_with_qsub_0_in_QPRSuperclasses[] = { 5947 &ARM::DTripleRegClass, 5948 nullptr 5949}; 5950 5951static const TargetRegisterClass *const DTriple_with_ssub_2Superclasses[] = { 5952 &ARM::DTripleRegClass, 5953 &ARM::DTriple_with_ssub_0RegClass, 5954 nullptr 5955}; 5956 5957static const TargetRegisterClass *const DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSuperclasses[] = { 5958 &ARM::DTripleRegClass, 5959 nullptr 5960}; 5961 5962static const TargetRegisterClass *const DTripleSpc_with_ssub_4Superclasses[] = { 5963 &ARM::DTripleSpcRegClass, 5964 &ARM::DTripleSpc_with_ssub_0RegClass, 5965 nullptr 5966}; 5967 5968static const TargetRegisterClass *const DTriple_with_ssub_4Superclasses[] = { 5969 &ARM::DTripleRegClass, 5970 &ARM::DTriple_with_ssub_0RegClass, 5971 &ARM::DTriple_with_ssub_2RegClass, 5972 nullptr 5973}; 5974 5975static const TargetRegisterClass *const DTripleSpc_with_ssub_8Superclasses[] = { 5976 &ARM::DTripleSpcRegClass, 5977 &ARM::DTripleSpc_with_ssub_0RegClass, 5978 &ARM::DTripleSpc_with_ssub_4RegClass, 5979 nullptr 5980}; 5981 5982static const TargetRegisterClass *const DTripleSpc_with_dsub_0_in_DPR_8Superclasses[] = { 5983 &ARM::DTripleSpcRegClass, 5984 &ARM::DTripleSpc_with_ssub_0RegClass, 5985 &ARM::DTripleSpc_with_ssub_4RegClass, 5986 &ARM::DTripleSpc_with_ssub_8RegClass, 5987 nullptr 5988}; 5989 5990static const TargetRegisterClass *const DTriple_with_dsub_0_in_DPR_8Superclasses[] = { 5991 &ARM::DTripleRegClass, 5992 &ARM::DTriple_with_ssub_0RegClass, 5993 &ARM::DTriple_with_ssub_2RegClass, 5994 &ARM::DTriple_with_ssub_4RegClass, 5995 nullptr 5996}; 5997 5998static const TargetRegisterClass *const DTriple_with_qsub_0_in_MQPRSuperclasses[] = { 5999 &ARM::DTripleRegClass, 6000 &ARM::DTriple_with_ssub_0RegClass, 6001 &ARM::DTriple_with_qsub_0_in_QPRRegClass, 6002 &ARM::DTriple_with_ssub_2RegClass, 6003 nullptr 6004}; 6005 6006static const TargetRegisterClass *const DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSuperclasses[] = { 6007 &ARM::DTripleRegClass, 6008 &ARM::DTriple_with_ssub_0RegClass, 6009 &ARM::DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6010 nullptr 6011}; 6012 6013static const TargetRegisterClass *const DTriple_with_dsub_1_in_DPR_8Superclasses[] = { 6014 &ARM::DTripleRegClass, 6015 &ARM::DTriple_with_ssub_0RegClass, 6016 &ARM::DTriple_with_ssub_2RegClass, 6017 &ARM::DTriple_with_ssub_4RegClass, 6018 &ARM::DTriple_with_dsub_0_in_DPR_8RegClass, 6019 nullptr 6020}; 6021 6022static const TargetRegisterClass *const DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSuperclasses[] = { 6023 &ARM::DTripleRegClass, 6024 &ARM::DTriple_with_ssub_0RegClass, 6025 &ARM::DTriple_with_ssub_2RegClass, 6026 &ARM::DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6027 &ARM::DTriple_with_ssub_4RegClass, 6028 &ARM::DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6029 nullptr 6030}; 6031 6032static const TargetRegisterClass *const DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRSuperclasses[] = { 6033 &ARM::DTripleRegClass, 6034 &ARM::DTriple_with_ssub_0RegClass, 6035 &ARM::DTriple_with_qsub_0_in_QPRRegClass, 6036 &ARM::DTriple_with_ssub_2RegClass, 6037 &ARM::DTriple_with_ssub_4RegClass, 6038 &ARM::DTriple_with_qsub_0_in_MQPRRegClass, 6039 nullptr 6040}; 6041 6042static const TargetRegisterClass *const DTripleSpc_with_dsub_2_in_DPR_8Superclasses[] = { 6043 &ARM::DTripleSpcRegClass, 6044 &ARM::DTripleSpc_with_ssub_0RegClass, 6045 &ARM::DTripleSpc_with_ssub_4RegClass, 6046 &ARM::DTripleSpc_with_ssub_8RegClass, 6047 &ARM::DTripleSpc_with_dsub_0_in_DPR_8RegClass, 6048 nullptr 6049}; 6050 6051static const TargetRegisterClass *const DTriple_with_dsub_2_in_DPR_8Superclasses[] = { 6052 &ARM::DTripleRegClass, 6053 &ARM::DTriple_with_ssub_0RegClass, 6054 &ARM::DTriple_with_ssub_2RegClass, 6055 &ARM::DTriple_with_ssub_4RegClass, 6056 &ARM::DTriple_with_dsub_0_in_DPR_8RegClass, 6057 &ARM::DTriple_with_dsub_1_in_DPR_8RegClass, 6058 nullptr 6059}; 6060 6061static const TargetRegisterClass *const DTripleSpc_with_dsub_4_in_DPR_8Superclasses[] = { 6062 &ARM::DTripleSpcRegClass, 6063 &ARM::DTripleSpc_with_ssub_0RegClass, 6064 &ARM::DTripleSpc_with_ssub_4RegClass, 6065 &ARM::DTripleSpc_with_ssub_8RegClass, 6066 &ARM::DTripleSpc_with_dsub_0_in_DPR_8RegClass, 6067 &ARM::DTripleSpc_with_dsub_2_in_DPR_8RegClass, 6068 nullptr 6069}; 6070 6071static const TargetRegisterClass *const DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSuperclasses[] = { 6072 &ARM::DTripleRegClass, 6073 &ARM::DTriple_with_ssub_0RegClass, 6074 &ARM::DTriple_with_ssub_2RegClass, 6075 &ARM::DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6076 &ARM::DTriple_with_ssub_4RegClass, 6077 &ARM::DTriple_with_dsub_0_in_DPR_8RegClass, 6078 &ARM::DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6079 &ARM::DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 6080 nullptr 6081}; 6082 6083static const TargetRegisterClass *const DTriple_with_qsub_0_in_QPR_8Superclasses[] = { 6084 &ARM::DTripleRegClass, 6085 &ARM::DTriple_with_ssub_0RegClass, 6086 &ARM::DTriple_with_qsub_0_in_QPRRegClass, 6087 &ARM::DTriple_with_ssub_2RegClass, 6088 &ARM::DTriple_with_ssub_4RegClass, 6089 &ARM::DTriple_with_dsub_0_in_DPR_8RegClass, 6090 &ARM::DTriple_with_qsub_0_in_MQPRRegClass, 6091 &ARM::DTriple_with_dsub_1_in_DPR_8RegClass, 6092 &ARM::DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRRegClass, 6093 nullptr 6094}; 6095 6096static const TargetRegisterClass *const DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRSuperclasses[] = { 6097 &ARM::DTripleRegClass, 6098 &ARM::DTriple_with_ssub_0RegClass, 6099 &ARM::DTriple_with_qsub_0_in_QPRRegClass, 6100 &ARM::DTriple_with_ssub_2RegClass, 6101 &ARM::DTriple_with_ssub_4RegClass, 6102 &ARM::DTriple_with_dsub_0_in_DPR_8RegClass, 6103 &ARM::DTriple_with_qsub_0_in_MQPRRegClass, 6104 &ARM::DTriple_with_dsub_1_in_DPR_8RegClass, 6105 &ARM::DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRRegClass, 6106 &ARM::DTriple_with_dsub_2_in_DPR_8RegClass, 6107 &ARM::DTriple_with_qsub_0_in_QPR_8RegClass, 6108 nullptr 6109}; 6110 6111static const TargetRegisterClass *const DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8Superclasses[] = { 6112 &ARM::DTripleRegClass, 6113 &ARM::DTriple_with_ssub_0RegClass, 6114 &ARM::DTriple_with_ssub_2RegClass, 6115 &ARM::DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6116 &ARM::DTriple_with_ssub_4RegClass, 6117 &ARM::DTriple_with_dsub_0_in_DPR_8RegClass, 6118 &ARM::DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6119 &ARM::DTriple_with_dsub_1_in_DPR_8RegClass, 6120 &ARM::DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 6121 &ARM::DTriple_with_dsub_2_in_DPR_8RegClass, 6122 &ARM::DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 6123 nullptr 6124}; 6125 6126static const TargetRegisterClass *const DQuadSpcSuperclasses[] = { 6127 &ARM::DTripleSpcRegClass, 6128 nullptr 6129}; 6130 6131static const TargetRegisterClass *const DQuadSpc_with_ssub_0Superclasses[] = { 6132 &ARM::DTripleSpcRegClass, 6133 &ARM::DTripleSpc_with_ssub_0RegClass, 6134 &ARM::DQuadSpcRegClass, 6135 nullptr 6136}; 6137 6138static const TargetRegisterClass *const DQuadSpc_with_ssub_4Superclasses[] = { 6139 &ARM::DTripleSpcRegClass, 6140 &ARM::DTripleSpc_with_ssub_0RegClass, 6141 &ARM::DTripleSpc_with_ssub_4RegClass, 6142 &ARM::DQuadSpcRegClass, 6143 &ARM::DQuadSpc_with_ssub_0RegClass, 6144 nullptr 6145}; 6146 6147static const TargetRegisterClass *const DQuadSpc_with_ssub_8Superclasses[] = { 6148 &ARM::DTripleSpcRegClass, 6149 &ARM::DTripleSpc_with_ssub_0RegClass, 6150 &ARM::DTripleSpc_with_ssub_4RegClass, 6151 &ARM::DTripleSpc_with_ssub_8RegClass, 6152 &ARM::DQuadSpcRegClass, 6153 &ARM::DQuadSpc_with_ssub_0RegClass, 6154 &ARM::DQuadSpc_with_ssub_4RegClass, 6155 nullptr 6156}; 6157 6158static const TargetRegisterClass *const DQuadSpc_with_dsub_0_in_DPR_8Superclasses[] = { 6159 &ARM::DTripleSpcRegClass, 6160 &ARM::DTripleSpc_with_ssub_0RegClass, 6161 &ARM::DTripleSpc_with_ssub_4RegClass, 6162 &ARM::DTripleSpc_with_ssub_8RegClass, 6163 &ARM::DTripleSpc_with_dsub_0_in_DPR_8RegClass, 6164 &ARM::DQuadSpcRegClass, 6165 &ARM::DQuadSpc_with_ssub_0RegClass, 6166 &ARM::DQuadSpc_with_ssub_4RegClass, 6167 &ARM::DQuadSpc_with_ssub_8RegClass, 6168 nullptr 6169}; 6170 6171static const TargetRegisterClass *const DQuadSpc_with_dsub_2_in_DPR_8Superclasses[] = { 6172 &ARM::DTripleSpcRegClass, 6173 &ARM::DTripleSpc_with_ssub_0RegClass, 6174 &ARM::DTripleSpc_with_ssub_4RegClass, 6175 &ARM::DTripleSpc_with_ssub_8RegClass, 6176 &ARM::DTripleSpc_with_dsub_0_in_DPR_8RegClass, 6177 &ARM::DTripleSpc_with_dsub_2_in_DPR_8RegClass, 6178 &ARM::DQuadSpcRegClass, 6179 &ARM::DQuadSpc_with_ssub_0RegClass, 6180 &ARM::DQuadSpc_with_ssub_4RegClass, 6181 &ARM::DQuadSpc_with_ssub_8RegClass, 6182 &ARM::DQuadSpc_with_dsub_0_in_DPR_8RegClass, 6183 nullptr 6184}; 6185 6186static const TargetRegisterClass *const DQuadSpc_with_dsub_4_in_DPR_8Superclasses[] = { 6187 &ARM::DTripleSpcRegClass, 6188 &ARM::DTripleSpc_with_ssub_0RegClass, 6189 &ARM::DTripleSpc_with_ssub_4RegClass, 6190 &ARM::DTripleSpc_with_ssub_8RegClass, 6191 &ARM::DTripleSpc_with_dsub_0_in_DPR_8RegClass, 6192 &ARM::DTripleSpc_with_dsub_2_in_DPR_8RegClass, 6193 &ARM::DTripleSpc_with_dsub_4_in_DPR_8RegClass, 6194 &ARM::DQuadSpcRegClass, 6195 &ARM::DQuadSpc_with_ssub_0RegClass, 6196 &ARM::DQuadSpc_with_ssub_4RegClass, 6197 &ARM::DQuadSpc_with_ssub_8RegClass, 6198 &ARM::DQuadSpc_with_dsub_0_in_DPR_8RegClass, 6199 &ARM::DQuadSpc_with_dsub_2_in_DPR_8RegClass, 6200 nullptr 6201}; 6202 6203static const TargetRegisterClass *const DQuad_with_ssub_0Superclasses[] = { 6204 &ARM::DQuadRegClass, 6205 nullptr 6206}; 6207 6208static const TargetRegisterClass *const DQuad_with_ssub_2Superclasses[] = { 6209 &ARM::DQuadRegClass, 6210 &ARM::DQuad_with_ssub_0RegClass, 6211 nullptr 6212}; 6213 6214static const TargetRegisterClass *const QQPRSuperclasses[] = { 6215 &ARM::DQuadRegClass, 6216 nullptr 6217}; 6218 6219static const TargetRegisterClass *const DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSuperclasses[] = { 6220 &ARM::DQuadRegClass, 6221 nullptr 6222}; 6223 6224static const TargetRegisterClass *const DQuad_with_ssub_4Superclasses[] = { 6225 &ARM::DQuadRegClass, 6226 &ARM::DQuad_with_ssub_0RegClass, 6227 &ARM::DQuad_with_ssub_2RegClass, 6228 nullptr 6229}; 6230 6231static const TargetRegisterClass *const DQuad_with_ssub_6Superclasses[] = { 6232 &ARM::DQuadRegClass, 6233 &ARM::DQuad_with_ssub_0RegClass, 6234 &ARM::DQuad_with_ssub_2RegClass, 6235 &ARM::DQuad_with_ssub_4RegClass, 6236 nullptr 6237}; 6238 6239static const TargetRegisterClass *const DQuad_with_dsub_0_in_DPR_8Superclasses[] = { 6240 &ARM::DQuadRegClass, 6241 &ARM::DQuad_with_ssub_0RegClass, 6242 &ARM::DQuad_with_ssub_2RegClass, 6243 &ARM::DQuad_with_ssub_4RegClass, 6244 &ARM::DQuad_with_ssub_6RegClass, 6245 nullptr 6246}; 6247 6248static const TargetRegisterClass *const DQuad_with_qsub_0_in_MQPRSuperclasses[] = { 6249 &ARM::DQuadRegClass, 6250 &ARM::DQuad_with_ssub_0RegClass, 6251 &ARM::DQuad_with_ssub_2RegClass, 6252 &ARM::QQPRRegClass, 6253 nullptr 6254}; 6255 6256static const TargetRegisterClass *const DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSuperclasses[] = { 6257 &ARM::DQuadRegClass, 6258 &ARM::DQuad_with_ssub_0RegClass, 6259 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6260 nullptr 6261}; 6262 6263static const TargetRegisterClass *const DQuad_with_dsub_1_in_DPR_8Superclasses[] = { 6264 &ARM::DQuadRegClass, 6265 &ARM::DQuad_with_ssub_0RegClass, 6266 &ARM::DQuad_with_ssub_2RegClass, 6267 &ARM::DQuad_with_ssub_4RegClass, 6268 &ARM::DQuad_with_ssub_6RegClass, 6269 &ARM::DQuad_with_dsub_0_in_DPR_8RegClass, 6270 nullptr 6271}; 6272 6273static const TargetRegisterClass *const DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSuperclasses[] = { 6274 &ARM::DQuadRegClass, 6275 &ARM::DQuad_with_ssub_0RegClass, 6276 &ARM::DQuad_with_ssub_2RegClass, 6277 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6278 &ARM::DQuad_with_ssub_4RegClass, 6279 &ARM::DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6280 nullptr 6281}; 6282 6283static const TargetRegisterClass *const MQQPRSuperclasses[] = { 6284 &ARM::DQuadRegClass, 6285 &ARM::DQuad_with_ssub_0RegClass, 6286 &ARM::DQuad_with_ssub_2RegClass, 6287 &ARM::QQPRRegClass, 6288 &ARM::DQuad_with_ssub_4RegClass, 6289 &ARM::DQuad_with_ssub_6RegClass, 6290 &ARM::DQuad_with_qsub_0_in_MQPRRegClass, 6291 nullptr 6292}; 6293 6294static const TargetRegisterClass *const DQuad_with_dsub_2_in_DPR_8Superclasses[] = { 6295 &ARM::DQuadRegClass, 6296 &ARM::DQuad_with_ssub_0RegClass, 6297 &ARM::DQuad_with_ssub_2RegClass, 6298 &ARM::DQuad_with_ssub_4RegClass, 6299 &ARM::DQuad_with_ssub_6RegClass, 6300 &ARM::DQuad_with_dsub_0_in_DPR_8RegClass, 6301 &ARM::DQuad_with_dsub_1_in_DPR_8RegClass, 6302 nullptr 6303}; 6304 6305static const TargetRegisterClass *const DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSuperclasses[] = { 6306 &ARM::DQuadRegClass, 6307 &ARM::DQuad_with_ssub_0RegClass, 6308 &ARM::DQuad_with_ssub_2RegClass, 6309 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6310 &ARM::DQuad_with_ssub_4RegClass, 6311 &ARM::DQuad_with_ssub_6RegClass, 6312 &ARM::DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6313 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 6314 nullptr 6315}; 6316 6317static const TargetRegisterClass *const DQuad_with_dsub_3_in_DPR_8Superclasses[] = { 6318 &ARM::DQuadRegClass, 6319 &ARM::DQuad_with_ssub_0RegClass, 6320 &ARM::DQuad_with_ssub_2RegClass, 6321 &ARM::DQuad_with_ssub_4RegClass, 6322 &ARM::DQuad_with_ssub_6RegClass, 6323 &ARM::DQuad_with_dsub_0_in_DPR_8RegClass, 6324 &ARM::DQuad_with_dsub_1_in_DPR_8RegClass, 6325 &ARM::DQuad_with_dsub_2_in_DPR_8RegClass, 6326 nullptr 6327}; 6328 6329static const TargetRegisterClass *const DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSuperclasses[] = { 6330 &ARM::DQuadRegClass, 6331 &ARM::DQuad_with_ssub_0RegClass, 6332 &ARM::DQuad_with_ssub_2RegClass, 6333 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6334 &ARM::DQuad_with_ssub_4RegClass, 6335 &ARM::DQuad_with_ssub_6RegClass, 6336 &ARM::DQuad_with_dsub_0_in_DPR_8RegClass, 6337 &ARM::DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6338 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 6339 &ARM::DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 6340 nullptr 6341}; 6342 6343static const TargetRegisterClass *const DQuad_with_qsub_0_in_QPR_8Superclasses[] = { 6344 &ARM::DQuadRegClass, 6345 &ARM::DQuad_with_ssub_0RegClass, 6346 &ARM::DQuad_with_ssub_2RegClass, 6347 &ARM::QQPRRegClass, 6348 &ARM::DQuad_with_ssub_4RegClass, 6349 &ARM::DQuad_with_ssub_6RegClass, 6350 &ARM::DQuad_with_dsub_0_in_DPR_8RegClass, 6351 &ARM::DQuad_with_qsub_0_in_MQPRRegClass, 6352 &ARM::DQuad_with_dsub_1_in_DPR_8RegClass, 6353 &ARM::MQQPRRegClass, 6354 nullptr 6355}; 6356 6357static const TargetRegisterClass *const DQuad_with_qsub_1_in_QPR_8Superclasses[] = { 6358 &ARM::DQuadRegClass, 6359 &ARM::DQuad_with_ssub_0RegClass, 6360 &ARM::DQuad_with_ssub_2RegClass, 6361 &ARM::QQPRRegClass, 6362 &ARM::DQuad_with_ssub_4RegClass, 6363 &ARM::DQuad_with_ssub_6RegClass, 6364 &ARM::DQuad_with_dsub_0_in_DPR_8RegClass, 6365 &ARM::DQuad_with_qsub_0_in_MQPRRegClass, 6366 &ARM::DQuad_with_dsub_1_in_DPR_8RegClass, 6367 &ARM::MQQPRRegClass, 6368 &ARM::DQuad_with_dsub_2_in_DPR_8RegClass, 6369 &ARM::DQuad_with_dsub_3_in_DPR_8RegClass, 6370 &ARM::DQuad_with_qsub_0_in_QPR_8RegClass, 6371 nullptr 6372}; 6373 6374static const TargetRegisterClass *const DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8Superclasses[] = { 6375 &ARM::DQuadRegClass, 6376 &ARM::DQuad_with_ssub_0RegClass, 6377 &ARM::DQuad_with_ssub_2RegClass, 6378 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6379 &ARM::DQuad_with_ssub_4RegClass, 6380 &ARM::DQuad_with_ssub_6RegClass, 6381 &ARM::DQuad_with_dsub_0_in_DPR_8RegClass, 6382 &ARM::DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6383 &ARM::DQuad_with_dsub_1_in_DPR_8RegClass, 6384 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 6385 &ARM::DQuad_with_dsub_2_in_DPR_8RegClass, 6386 &ARM::DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 6387 &ARM::DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 6388 nullptr 6389}; 6390 6391static const TargetRegisterClass *const DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSuperclasses[] = { 6392 &ARM::DQuadRegClass, 6393 &ARM::DQuad_with_ssub_0RegClass, 6394 &ARM::DQuad_with_ssub_2RegClass, 6395 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6396 &ARM::DQuad_with_ssub_4RegClass, 6397 &ARM::DQuad_with_ssub_6RegClass, 6398 &ARM::DQuad_with_dsub_0_in_DPR_8RegClass, 6399 &ARM::DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 6400 &ARM::DQuad_with_dsub_1_in_DPR_8RegClass, 6401 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 6402 &ARM::DQuad_with_dsub_2_in_DPR_8RegClass, 6403 &ARM::DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 6404 &ARM::DQuad_with_dsub_3_in_DPR_8RegClass, 6405 &ARM::DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 6406 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClass, 6407 nullptr 6408}; 6409 6410static const TargetRegisterClass *const QQQQPR_with_ssub_0Superclasses[] = { 6411 &ARM::QQQQPRRegClass, 6412 nullptr 6413}; 6414 6415static const TargetRegisterClass *const QQQQPR_with_ssub_4Superclasses[] = { 6416 &ARM::QQQQPRRegClass, 6417 &ARM::QQQQPR_with_ssub_0RegClass, 6418 nullptr 6419}; 6420 6421static const TargetRegisterClass *const QQQQPR_with_ssub_8Superclasses[] = { 6422 &ARM::QQQQPRRegClass, 6423 &ARM::QQQQPR_with_ssub_0RegClass, 6424 &ARM::QQQQPR_with_ssub_4RegClass, 6425 nullptr 6426}; 6427 6428static const TargetRegisterClass *const MQQQQPRSuperclasses[] = { 6429 &ARM::QQQQPRRegClass, 6430 &ARM::QQQQPR_with_ssub_0RegClass, 6431 &ARM::QQQQPR_with_ssub_4RegClass, 6432 &ARM::QQQQPR_with_ssub_8RegClass, 6433 nullptr 6434}; 6435 6436static const TargetRegisterClass *const MQQQQPR_with_dsub_0_in_DPR_8Superclasses[] = { 6437 &ARM::QQQQPRRegClass, 6438 &ARM::QQQQPR_with_ssub_0RegClass, 6439 &ARM::QQQQPR_with_ssub_4RegClass, 6440 &ARM::QQQQPR_with_ssub_8RegClass, 6441 &ARM::MQQQQPRRegClass, 6442 nullptr 6443}; 6444 6445static const TargetRegisterClass *const MQQQQPR_with_dsub_2_in_DPR_8Superclasses[] = { 6446 &ARM::QQQQPRRegClass, 6447 &ARM::QQQQPR_with_ssub_0RegClass, 6448 &ARM::QQQQPR_with_ssub_4RegClass, 6449 &ARM::QQQQPR_with_ssub_8RegClass, 6450 &ARM::MQQQQPRRegClass, 6451 &ARM::MQQQQPR_with_dsub_0_in_DPR_8RegClass, 6452 nullptr 6453}; 6454 6455static const TargetRegisterClass *const MQQQQPR_with_dsub_4_in_DPR_8Superclasses[] = { 6456 &ARM::QQQQPRRegClass, 6457 &ARM::QQQQPR_with_ssub_0RegClass, 6458 &ARM::QQQQPR_with_ssub_4RegClass, 6459 &ARM::QQQQPR_with_ssub_8RegClass, 6460 &ARM::MQQQQPRRegClass, 6461 &ARM::MQQQQPR_with_dsub_0_in_DPR_8RegClass, 6462 &ARM::MQQQQPR_with_dsub_2_in_DPR_8RegClass, 6463 nullptr 6464}; 6465 6466static const TargetRegisterClass *const MQQQQPR_with_dsub_6_in_DPR_8Superclasses[] = { 6467 &ARM::QQQQPRRegClass, 6468 &ARM::QQQQPR_with_ssub_0RegClass, 6469 &ARM::QQQQPR_with_ssub_4RegClass, 6470 &ARM::QQQQPR_with_ssub_8RegClass, 6471 &ARM::MQQQQPRRegClass, 6472 &ARM::MQQQQPR_with_dsub_0_in_DPR_8RegClass, 6473 &ARM::MQQQQPR_with_dsub_2_in_DPR_8RegClass, 6474 &ARM::MQQQQPR_with_dsub_4_in_DPR_8RegClass, 6475 nullptr 6476}; 6477 6478 6479static inline unsigned HPRAltOrderSelect(const MachineFunction &MF) { 6480 return 1 + MF.getSubtarget<ARMSubtarget>().useStride4VFPs(); 6481 } 6482 6483static ArrayRef<MCPhysReg> HPRGetRawAllocationOrder(const MachineFunction &MF) { 6484 static const MCPhysReg AltOrder1[] = { ARM::S0, ARM::S2, ARM::S4, ARM::S6, ARM::S8, ARM::S10, ARM::S12, ARM::S14, ARM::S16, ARM::S18, ARM::S20, ARM::S22, ARM::S24, ARM::S26, ARM::S28, ARM::S30, ARM::S1, ARM::S3, ARM::S5, ARM::S7, ARM::S9, ARM::S11, ARM::S13, ARM::S15, ARM::S17, ARM::S19, ARM::S21, ARM::S23, ARM::S25, ARM::S27, ARM::S29, ARM::S31 }; 6485 static const MCPhysReg AltOrder2[] = { ARM::S0, ARM::S4, ARM::S8, ARM::S12, ARM::S16, ARM::S20, ARM::S24, ARM::S28, ARM::S2, ARM::S6, ARM::S10, ARM::S14, ARM::S18, ARM::S22, ARM::S26, ARM::S30, ARM::S1, ARM::S5, ARM::S9, ARM::S13, ARM::S17, ARM::S21, ARM::S25, ARM::S29, ARM::S3, ARM::S7, ARM::S11, ARM::S15, ARM::S19, ARM::S23, ARM::S27, ARM::S31 }; 6486 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::HPRRegClassID]; 6487 const ArrayRef<MCPhysReg> Order[] = { 6488 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6489 ArrayRef(AltOrder1), 6490 ArrayRef(AltOrder2) 6491 }; 6492 const unsigned Select = HPRAltOrderSelect(MF); 6493 assert(Select < 3); 6494 return Order[Select]; 6495} 6496 6497static inline unsigned SPRAltOrderSelect(const MachineFunction &MF) { 6498 return 1 + MF.getSubtarget<ARMSubtarget>().useStride4VFPs(); 6499 } 6500 6501static ArrayRef<MCPhysReg> SPRGetRawAllocationOrder(const MachineFunction &MF) { 6502 static const MCPhysReg AltOrder1[] = { ARM::S0, ARM::S2, ARM::S4, ARM::S6, ARM::S8, ARM::S10, ARM::S12, ARM::S14, ARM::S16, ARM::S18, ARM::S20, ARM::S22, ARM::S24, ARM::S26, ARM::S28, ARM::S30, ARM::S1, ARM::S3, ARM::S5, ARM::S7, ARM::S9, ARM::S11, ARM::S13, ARM::S15, ARM::S17, ARM::S19, ARM::S21, ARM::S23, ARM::S25, ARM::S27, ARM::S29, ARM::S31 }; 6503 static const MCPhysReg AltOrder2[] = { ARM::S0, ARM::S4, ARM::S8, ARM::S12, ARM::S16, ARM::S20, ARM::S24, ARM::S28, ARM::S2, ARM::S6, ARM::S10, ARM::S14, ARM::S18, ARM::S22, ARM::S26, ARM::S30, ARM::S1, ARM::S5, ARM::S9, ARM::S13, ARM::S17, ARM::S21, ARM::S25, ARM::S29, ARM::S3, ARM::S7, ARM::S11, ARM::S15, ARM::S19, ARM::S23, ARM::S27, ARM::S31 }; 6504 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::SPRRegClassID]; 6505 const ArrayRef<MCPhysReg> Order[] = { 6506 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6507 ArrayRef(AltOrder1), 6508 ArrayRef(AltOrder2) 6509 }; 6510 const unsigned Select = SPRAltOrderSelect(MF); 6511 assert(Select < 3); 6512 return Order[Select]; 6513} 6514 6515static inline unsigned GPRAltOrderSelect(const MachineFunction &MF) { 6516 return MF.getSubtarget<ARMSubtarget>().getGPRAllocationOrder(MF); 6517 } 6518 6519static ArrayRef<MCPhysReg> GPRGetRawAllocationOrder(const MachineFunction &MF) { 6520 static const MCPhysReg AltOrder1[] = { ARM::LR, ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::SP, ARM::PC }; 6521 static const MCPhysReg AltOrder2[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7 }; 6522 static const MCPhysReg AltOrder3[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R12, ARM::LR, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::SP, ARM::PC }; 6523 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::GPRRegClassID]; 6524 const ArrayRef<MCPhysReg> Order[] = { 6525 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6526 ArrayRef(AltOrder1), 6527 ArrayRef(AltOrder2), 6528 ArrayRef(AltOrder3) 6529 }; 6530 const unsigned Select = GPRAltOrderSelect(MF); 6531 assert(Select < 4); 6532 return Order[Select]; 6533} 6534 6535static inline unsigned GPRwithAPSRAltOrderSelect(const MachineFunction &MF) { 6536 return 1 + MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6537 } 6538 6539static ArrayRef<MCPhysReg> GPRwithAPSRGetRawAllocationOrder(const MachineFunction &MF) { 6540 static const MCPhysReg AltOrder1[] = { ARM::LR, ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::SP }; 6541 static const MCPhysReg AltOrder2[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7 }; 6542 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::GPRwithAPSRRegClassID]; 6543 const ArrayRef<MCPhysReg> Order[] = { 6544 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6545 ArrayRef(AltOrder1), 6546 ArrayRef(AltOrder2) 6547 }; 6548 const unsigned Select = GPRwithAPSRAltOrderSelect(MF); 6549 assert(Select < 3); 6550 return Order[Select]; 6551} 6552 6553static inline unsigned GPRwithZRAltOrderSelect(const MachineFunction &MF) { 6554 return 1 + MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6555 } 6556 6557static ArrayRef<MCPhysReg> GPRwithZRGetRawAllocationOrder(const MachineFunction &MF) { 6558 static const MCPhysReg AltOrder1[] = { ARM::LR, ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::SP, ARM::ZR }; 6559 static const MCPhysReg AltOrder2[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7 }; 6560 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::GPRwithZRRegClassID]; 6561 const ArrayRef<MCPhysReg> Order[] = { 6562 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6563 ArrayRef(AltOrder1), 6564 ArrayRef(AltOrder2) 6565 }; 6566 const unsigned Select = GPRwithZRAltOrderSelect(MF); 6567 assert(Select < 3); 6568 return Order[Select]; 6569} 6570 6571static inline unsigned GPRnopcAltOrderSelect(const MachineFunction &MF) { 6572 return MF.getSubtarget<ARMSubtarget>().getGPRAllocationOrder(MF); 6573 } 6574 6575static ArrayRef<MCPhysReg> GPRnopcGetRawAllocationOrder(const MachineFunction &MF) { 6576 static const MCPhysReg AltOrder1[] = { ARM::LR, ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::SP }; 6577 static const MCPhysReg AltOrder2[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7 }; 6578 static const MCPhysReg AltOrder3[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R12, ARM::LR, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::SP }; 6579 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::GPRnopcRegClassID]; 6580 const ArrayRef<MCPhysReg> Order[] = { 6581 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6582 ArrayRef(AltOrder1), 6583 ArrayRef(AltOrder2), 6584 ArrayRef(AltOrder3) 6585 }; 6586 const unsigned Select = GPRnopcAltOrderSelect(MF); 6587 assert(Select < 4); 6588 return Order[Select]; 6589} 6590 6591static inline unsigned GPRnospAltOrderSelect(const MachineFunction &MF) { 6592 return MF.getSubtarget<ARMSubtarget>().getGPRAllocationOrder(MF); 6593 } 6594 6595static ArrayRef<MCPhysReg> GPRnospGetRawAllocationOrder(const MachineFunction &MF) { 6596 static const MCPhysReg AltOrder1[] = { ARM::LR, ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::PC }; 6597 static const MCPhysReg AltOrder2[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7 }; 6598 static const MCPhysReg AltOrder3[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R12, ARM::LR, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::PC }; 6599 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::GPRnospRegClassID]; 6600 const ArrayRef<MCPhysReg> Order[] = { 6601 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6602 ArrayRef(AltOrder1), 6603 ArrayRef(AltOrder2), 6604 ArrayRef(AltOrder3) 6605 }; 6606 const unsigned Select = GPRnospAltOrderSelect(MF); 6607 assert(Select < 4); 6608 return Order[Select]; 6609} 6610 6611static inline unsigned GPRwithZRnospAltOrderSelect(const MachineFunction &MF) { 6612 return 1 + MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6613 } 6614 6615static ArrayRef<MCPhysReg> GPRwithZRnospGetRawAllocationOrder(const MachineFunction &MF) { 6616 static const MCPhysReg AltOrder1[] = { ARM::LR, ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::ZR }; 6617 static const MCPhysReg AltOrder2[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7 }; 6618 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::GPRwithZRnospRegClassID]; 6619 const ArrayRef<MCPhysReg> Order[] = { 6620 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6621 ArrayRef(AltOrder1), 6622 ArrayRef(AltOrder2) 6623 }; 6624 const unsigned Select = GPRwithZRnospAltOrderSelect(MF); 6625 assert(Select < 3); 6626 return Order[Select]; 6627} 6628 6629static inline unsigned GPRnoipAltOrderSelect(const MachineFunction &MF) { 6630 return MF.getSubtarget<ARMSubtarget>().getGPRAllocationOrder(MF); 6631 } 6632 6633static ArrayRef<MCPhysReg> GPRnoipGetRawAllocationOrder(const MachineFunction &MF) { 6634 static const MCPhysReg AltOrder1[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::SP, ARM::PC }; 6635 static const MCPhysReg AltOrder2[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7 }; 6636 static const MCPhysReg AltOrder3[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::SP, ARM::PC }; 6637 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::GPRnoipRegClassID]; 6638 const ArrayRef<MCPhysReg> Order[] = { 6639 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6640 ArrayRef(AltOrder1), 6641 ArrayRef(AltOrder2), 6642 ArrayRef(AltOrder3) 6643 }; 6644 const unsigned Select = GPRnoipAltOrderSelect(MF); 6645 assert(Select < 4); 6646 return Order[Select]; 6647} 6648 6649static inline unsigned rGPRAltOrderSelect(const MachineFunction &MF) { 6650 return MF.getSubtarget<ARMSubtarget>().getGPRAllocationOrder(MF); 6651 } 6652 6653static ArrayRef<MCPhysReg> rGPRGetRawAllocationOrder(const MachineFunction &MF) { 6654 static const MCPhysReg AltOrder1[] = { ARM::LR, ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12 }; 6655 static const MCPhysReg AltOrder2[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7 }; 6656 static const MCPhysReg AltOrder3[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R12, ARM::LR, ARM::R8, ARM::R9, ARM::R10, ARM::R11 }; 6657 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::rGPRRegClassID]; 6658 const ArrayRef<MCPhysReg> Order[] = { 6659 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6660 ArrayRef(AltOrder1), 6661 ArrayRef(AltOrder2), 6662 ArrayRef(AltOrder3) 6663 }; 6664 const unsigned Select = rGPRAltOrderSelect(MF); 6665 assert(Select < 4); 6666 return Order[Select]; 6667} 6668 6669static inline unsigned GPRnoip_and_GPRnopcAltOrderSelect(const MachineFunction &MF) { 6670 return MF.getSubtarget<ARMSubtarget>().getGPRAllocationOrder(MF); 6671 } 6672 6673static ArrayRef<MCPhysReg> GPRnoip_and_GPRnopcGetRawAllocationOrder(const MachineFunction &MF) { 6674 static const MCPhysReg AltOrder1[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::SP }; 6675 static const MCPhysReg AltOrder2[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7 }; 6676 static const MCPhysReg AltOrder3[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::SP }; 6677 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::GPRnoip_and_GPRnopcRegClassID]; 6678 const ArrayRef<MCPhysReg> Order[] = { 6679 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6680 ArrayRef(AltOrder1), 6681 ArrayRef(AltOrder2), 6682 ArrayRef(AltOrder3) 6683 }; 6684 const unsigned Select = GPRnoip_and_GPRnopcAltOrderSelect(MF); 6685 assert(Select < 4); 6686 return Order[Select]; 6687} 6688 6689static inline unsigned GPRnoip_and_GPRnospAltOrderSelect(const MachineFunction &MF) { 6690 return MF.getSubtarget<ARMSubtarget>().getGPRAllocationOrder(MF); 6691 } 6692 6693static ArrayRef<MCPhysReg> GPRnoip_and_GPRnospGetRawAllocationOrder(const MachineFunction &MF) { 6694 static const MCPhysReg AltOrder1[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::PC }; 6695 static const MCPhysReg AltOrder2[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7 }; 6696 static const MCPhysReg AltOrder3[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::PC }; 6697 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::GPRnoip_and_GPRnospRegClassID]; 6698 const ArrayRef<MCPhysReg> Order[] = { 6699 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6700 ArrayRef(AltOrder1), 6701 ArrayRef(AltOrder2), 6702 ArrayRef(AltOrder3) 6703 }; 6704 const unsigned Select = GPRnoip_and_GPRnospAltOrderSelect(MF); 6705 assert(Select < 4); 6706 return Order[Select]; 6707} 6708 6709static inline unsigned GPRnoip_and_GPRwithAPSR_NZCVnospAltOrderSelect(const MachineFunction &MF) { 6710 return MF.getSubtarget<ARMSubtarget>().getGPRAllocationOrder(MF); 6711 } 6712 6713static ArrayRef<MCPhysReg> GPRnoip_and_GPRwithAPSR_NZCVnospGetRawAllocationOrder(const MachineFunction &MF) { 6714 static const MCPhysReg AltOrder1[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11 }; 6715 static const MCPhysReg AltOrder2[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7 }; 6716 static const MCPhysReg AltOrder3[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11 }; 6717 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClassID]; 6718 const ArrayRef<MCPhysReg> Order[] = { 6719 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6720 ArrayRef(AltOrder1), 6721 ArrayRef(AltOrder2), 6722 ArrayRef(AltOrder3) 6723 }; 6724 const unsigned Select = GPRnoip_and_GPRwithAPSR_NZCVnospAltOrderSelect(MF); 6725 assert(Select < 4); 6726 return Order[Select]; 6727} 6728 6729static inline unsigned tGPREvenAltOrderSelect(const MachineFunction &MF) { 6730 return MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6731 } 6732 6733static ArrayRef<MCPhysReg> tGPREvenGetRawAllocationOrder(const MachineFunction &MF) { 6734 static const MCPhysReg AltOrder1[] = { ARM::R0, ARM::R2, ARM::R4, ARM::R6 }; 6735 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::tGPREvenRegClassID]; 6736 const ArrayRef<MCPhysReg> Order[] = { 6737 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6738 ArrayRef(AltOrder1) 6739 }; 6740 const unsigned Select = tGPREvenAltOrderSelect(MF); 6741 assert(Select < 2); 6742 return Order[Select]; 6743} 6744 6745static inline unsigned GPRnoip_and_tGPREvenAltOrderSelect(const MachineFunction &MF) { 6746 return MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6747 } 6748 6749static ArrayRef<MCPhysReg> GPRnoip_and_tGPREvenGetRawAllocationOrder(const MachineFunction &MF) { 6750 static const MCPhysReg AltOrder1[] = { ARM::R0, ARM::R2, ARM::R4, ARM::R6 }; 6751 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::GPRnoip_and_tGPREvenRegClassID]; 6752 const ArrayRef<MCPhysReg> Order[] = { 6753 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6754 ArrayRef(AltOrder1) 6755 }; 6756 const unsigned Select = GPRnoip_and_tGPREvenAltOrderSelect(MF); 6757 assert(Select < 2); 6758 return Order[Select]; 6759} 6760 6761static inline unsigned tGPROddAltOrderSelect(const MachineFunction &MF) { 6762 return MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6763 } 6764 6765static ArrayRef<MCPhysReg> tGPROddGetRawAllocationOrder(const MachineFunction &MF) { 6766 static const MCPhysReg AltOrder1[] = { ARM::R1, ARM::R3, ARM::R5, ARM::R7 }; 6767 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::tGPROddRegClassID]; 6768 const ArrayRef<MCPhysReg> Order[] = { 6769 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6770 ArrayRef(AltOrder1) 6771 }; 6772 const unsigned Select = tGPROddAltOrderSelect(MF); 6773 assert(Select < 2); 6774 return Order[Select]; 6775} 6776 6777static inline unsigned tcGPRAltOrderSelect(const MachineFunction &MF) { 6778 return MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6779 } 6780 6781static ArrayRef<MCPhysReg> tcGPRGetRawAllocationOrder(const MachineFunction &MF) { 6782 static const MCPhysReg AltOrder1[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3 }; 6783 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::tcGPRRegClassID]; 6784 const ArrayRef<MCPhysReg> Order[] = { 6785 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6786 ArrayRef(AltOrder1) 6787 }; 6788 const unsigned Select = tcGPRAltOrderSelect(MF); 6789 assert(Select < 2); 6790 return Order[Select]; 6791} 6792 6793static inline unsigned GPRnoip_and_tcGPRAltOrderSelect(const MachineFunction &MF) { 6794 return MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6795 } 6796 6797static ArrayRef<MCPhysReg> GPRnoip_and_tcGPRGetRawAllocationOrder(const MachineFunction &MF) { 6798 static const MCPhysReg AltOrder1[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3 }; 6799 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::GPRnoip_and_tcGPRRegClassID]; 6800 const ArrayRef<MCPhysReg> Order[] = { 6801 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6802 ArrayRef(AltOrder1) 6803 }; 6804 const unsigned Select = GPRnoip_and_tcGPRAltOrderSelect(MF); 6805 assert(Select < 2); 6806 return Order[Select]; 6807} 6808 6809static inline unsigned tGPR_and_tGPREvenAltOrderSelect(const MachineFunction &MF) { 6810 return MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6811 } 6812 6813static ArrayRef<MCPhysReg> tGPR_and_tGPREvenGetRawAllocationOrder(const MachineFunction &MF) { 6814 static const MCPhysReg AltOrder1[] = { ARM::R0, ARM::R2, ARM::R4, ARM::R6 }; 6815 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::tGPR_and_tGPREvenRegClassID]; 6816 const ArrayRef<MCPhysReg> Order[] = { 6817 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6818 ArrayRef(AltOrder1) 6819 }; 6820 const unsigned Select = tGPR_and_tGPREvenAltOrderSelect(MF); 6821 assert(Select < 2); 6822 return Order[Select]; 6823} 6824 6825static inline unsigned tGPR_and_tGPROddAltOrderSelect(const MachineFunction &MF) { 6826 return MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6827 } 6828 6829static ArrayRef<MCPhysReg> tGPR_and_tGPROddGetRawAllocationOrder(const MachineFunction &MF) { 6830 static const MCPhysReg AltOrder1[] = { ARM::R1, ARM::R3, ARM::R5, ARM::R7 }; 6831 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::tGPR_and_tGPROddRegClassID]; 6832 const ArrayRef<MCPhysReg> Order[] = { 6833 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6834 ArrayRef(AltOrder1) 6835 }; 6836 const unsigned Select = tGPR_and_tGPROddAltOrderSelect(MF); 6837 assert(Select < 2); 6838 return Order[Select]; 6839} 6840 6841static inline unsigned tGPREven_and_tcGPRAltOrderSelect(const MachineFunction &MF) { 6842 return MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6843 } 6844 6845static ArrayRef<MCPhysReg> tGPREven_and_tcGPRGetRawAllocationOrder(const MachineFunction &MF) { 6846 static const MCPhysReg AltOrder1[] = { ARM::R0, ARM::R2 }; 6847 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::tGPREven_and_tcGPRRegClassID]; 6848 const ArrayRef<MCPhysReg> Order[] = { 6849 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6850 ArrayRef(AltOrder1) 6851 }; 6852 const unsigned Select = tGPREven_and_tcGPRAltOrderSelect(MF); 6853 assert(Select < 2); 6854 return Order[Select]; 6855} 6856 6857static inline unsigned tGPREven_and_GPRnoip_and_tcGPRAltOrderSelect(const MachineFunction &MF) { 6858 return MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6859 } 6860 6861static ArrayRef<MCPhysReg> tGPREven_and_GPRnoip_and_tcGPRGetRawAllocationOrder(const MachineFunction &MF) { 6862 static const MCPhysReg AltOrder1[] = { ARM::R0, ARM::R2 }; 6863 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::tGPREven_and_GPRnoip_and_tcGPRRegClassID]; 6864 const ArrayRef<MCPhysReg> Order[] = { 6865 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6866 ArrayRef(AltOrder1) 6867 }; 6868 const unsigned Select = tGPREven_and_GPRnoip_and_tcGPRAltOrderSelect(MF); 6869 assert(Select < 2); 6870 return Order[Select]; 6871} 6872 6873static inline unsigned tGPROdd_and_tcGPRAltOrderSelect(const MachineFunction &MF) { 6874 return MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6875 } 6876 6877static ArrayRef<MCPhysReg> tGPROdd_and_tcGPRGetRawAllocationOrder(const MachineFunction &MF) { 6878 static const MCPhysReg AltOrder1[] = { ARM::R1, ARM::R3 }; 6879 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::tGPROdd_and_tcGPRRegClassID]; 6880 const ArrayRef<MCPhysReg> Order[] = { 6881 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6882 ArrayRef(AltOrder1) 6883 }; 6884 const unsigned Select = tGPROdd_and_tcGPRAltOrderSelect(MF); 6885 assert(Select < 2); 6886 return Order[Select]; 6887} 6888 6889static inline unsigned hGPR_and_tcGPRAltOrderSelect(const MachineFunction &MF) { 6890 return MF.getSubtarget<ARMSubtarget>().isThumb1Only(); 6891 } 6892 6893static ArrayRef<MCPhysReg> hGPR_and_tcGPRGetRawAllocationOrder(const MachineFunction &MF) { 6894 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::hGPR_and_tcGPRRegClassID]; 6895 const ArrayRef<MCPhysReg> Order[] = { 6896 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6897 ArrayRef<MCPhysReg>() 6898 }; 6899 const unsigned Select = hGPR_and_tcGPRAltOrderSelect(MF); 6900 assert(Select < 2); 6901 return Order[Select]; 6902} 6903 6904static inline unsigned DPRAltOrderSelect(const MachineFunction &MF) { 6905 return 1 + MF.getSubtarget<ARMSubtarget>().useStride4VFPs(); 6906 } 6907 6908static ArrayRef<MCPhysReg> DPRGetRawAllocationOrder(const MachineFunction &MF) { 6909 static const MCPhysReg AltOrder1[] = { ARM::D16, ARM::D17, ARM::D18, ARM::D19, ARM::D20, ARM::D21, ARM::D22, ARM::D23, ARM::D24, ARM::D25, ARM::D26, ARM::D27, ARM::D28, ARM::D29, ARM::D30, ARM::D31, ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, ARM::D8, ARM::D9, ARM::D10, ARM::D11, ARM::D12, ARM::D13, ARM::D14, ARM::D15 }; 6910 static const MCPhysReg AltOrder2[] = { ARM::D16, ARM::D18, ARM::D20, ARM::D22, ARM::D24, ARM::D26, ARM::D28, ARM::D30, ARM::D0, ARM::D2, ARM::D4, ARM::D6, ARM::D8, ARM::D10, ARM::D12, ARM::D14, ARM::D17, ARM::D19, ARM::D21, ARM::D23, ARM::D25, ARM::D27, ARM::D29, ARM::D31, ARM::D1, ARM::D3, ARM::D5, ARM::D7, ARM::D9, ARM::D11, ARM::D13, ARM::D15 }; 6911 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::DPRRegClassID]; 6912 const ArrayRef<MCPhysReg> Order[] = { 6913 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6914 ArrayRef(AltOrder1), 6915 ArrayRef(AltOrder2) 6916 }; 6917 const unsigned Select = DPRAltOrderSelect(MF); 6918 assert(Select < 3); 6919 return Order[Select]; 6920} 6921 6922static inline unsigned DPairAltOrderSelect(const MachineFunction &MF) { 6923 return 1 + MF.getSubtarget<ARMSubtarget>().hasMVEIntegerOps(); 6924 } 6925 6926static ArrayRef<MCPhysReg> DPairGetRawAllocationOrder(const MachineFunction &MF) { 6927 static const MCPhysReg AltOrder1[] = { ARM::Q8, ARM::Q9, ARM::Q10, ARM::Q11, ARM::Q12, ARM::Q13, ARM::Q14, ARM::Q15, ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7, ARM::D17_D18, ARM::D19_D20, ARM::D21_D22, ARM::D23_D24, ARM::D25_D26, ARM::D27_D28, ARM::D29_D30, ARM::D1_D2, ARM::D3_D4, ARM::D5_D6, ARM::D7_D8, ARM::D9_D10, ARM::D11_D12, ARM::D13_D14, ARM::D15_D16 }; 6928 static const MCPhysReg AltOrder2[] = { ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7, ARM::D1_D2, ARM::D3_D4, ARM::D5_D6, ARM::D7_D8, ARM::D9_D10, ARM::D11_D12, ARM::D13_D14, ARM::D15_D16 }; 6929 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::DPairRegClassID]; 6930 const ArrayRef<MCPhysReg> Order[] = { 6931 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6932 ArrayRef(AltOrder1), 6933 ArrayRef(AltOrder2) 6934 }; 6935 const unsigned Select = DPairAltOrderSelect(MF); 6936 assert(Select < 3); 6937 return Order[Select]; 6938} 6939 6940static inline unsigned DPair_with_ssub_0AltOrderSelect(const MachineFunction &MF) { 6941 return 1 + MF.getSubtarget<ARMSubtarget>().hasMVEIntegerOps(); 6942 } 6943 6944static ArrayRef<MCPhysReg> DPair_with_ssub_0GetRawAllocationOrder(const MachineFunction &MF) { 6945 static const MCPhysReg AltOrder1[] = { ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7, ARM::D1_D2, ARM::D3_D4, ARM::D5_D6, ARM::D7_D8, ARM::D9_D10, ARM::D11_D12, ARM::D13_D14, ARM::D15_D16 }; 6946 static const MCPhysReg AltOrder2[] = { ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7, ARM::D1_D2, ARM::D3_D4, ARM::D5_D6, ARM::D7_D8, ARM::D9_D10, ARM::D11_D12, ARM::D13_D14, ARM::D15_D16 }; 6947 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::DPair_with_ssub_0RegClassID]; 6948 const ArrayRef<MCPhysReg> Order[] = { 6949 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6950 ArrayRef(AltOrder1), 6951 ArrayRef(AltOrder2) 6952 }; 6953 const unsigned Select = DPair_with_ssub_0AltOrderSelect(MF); 6954 assert(Select < 3); 6955 return Order[Select]; 6956} 6957 6958static inline unsigned QPRAltOrderSelect(const MachineFunction &MF) { 6959 return 1 + MF.getSubtarget<ARMSubtarget>().hasMVEIntegerOps(); 6960 } 6961 6962static ArrayRef<MCPhysReg> QPRGetRawAllocationOrder(const MachineFunction &MF) { 6963 static const MCPhysReg AltOrder1[] = { ARM::Q8, ARM::Q9, ARM::Q10, ARM::Q11, ARM::Q12, ARM::Q13, ARM::Q14, ARM::Q15, ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7 }; 6964 static const MCPhysReg AltOrder2[] = { ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7 }; 6965 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::QPRRegClassID]; 6966 const ArrayRef<MCPhysReg> Order[] = { 6967 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6968 ArrayRef(AltOrder1), 6969 ArrayRef(AltOrder2) 6970 }; 6971 const unsigned Select = QPRAltOrderSelect(MF); 6972 assert(Select < 3); 6973 return Order[Select]; 6974} 6975 6976static inline unsigned DPair_with_ssub_2AltOrderSelect(const MachineFunction &MF) { 6977 return 1 + MF.getSubtarget<ARMSubtarget>().hasMVEIntegerOps(); 6978 } 6979 6980static ArrayRef<MCPhysReg> DPair_with_ssub_2GetRawAllocationOrder(const MachineFunction &MF) { 6981 static const MCPhysReg AltOrder1[] = { ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7, ARM::D1_D2, ARM::D3_D4, ARM::D5_D6, ARM::D7_D8, ARM::D9_D10, ARM::D11_D12, ARM::D13_D14 }; 6982 static const MCPhysReg AltOrder2[] = { ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7, ARM::D1_D2, ARM::D3_D4, ARM::D5_D6, ARM::D7_D8, ARM::D9_D10, ARM::D11_D12, ARM::D13_D14 }; 6983 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::DPair_with_ssub_2RegClassID]; 6984 const ArrayRef<MCPhysReg> Order[] = { 6985 ArrayRef(MCR.begin(), MCR.getNumRegs()), 6986 ArrayRef(AltOrder1), 6987 ArrayRef(AltOrder2) 6988 }; 6989 const unsigned Select = DPair_with_ssub_2AltOrderSelect(MF); 6990 assert(Select < 3); 6991 return Order[Select]; 6992} 6993 6994static inline unsigned DPair_with_dsub_0_in_DPR_8AltOrderSelect(const MachineFunction &MF) { 6995 return 1 + MF.getSubtarget<ARMSubtarget>().hasMVEIntegerOps(); 6996 } 6997 6998static ArrayRef<MCPhysReg> DPair_with_dsub_0_in_DPR_8GetRawAllocationOrder(const MachineFunction &MF) { 6999 static const MCPhysReg AltOrder1[] = { ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::D1_D2, ARM::D3_D4, ARM::D5_D6, ARM::D7_D8 }; 7000 static const MCPhysReg AltOrder2[] = { ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::D1_D2, ARM::D3_D4, ARM::D5_D6, ARM::D7_D8 }; 7001 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::DPair_with_dsub_0_in_DPR_8RegClassID]; 7002 const ArrayRef<MCPhysReg> Order[] = { 7003 ArrayRef(MCR.begin(), MCR.getNumRegs()), 7004 ArrayRef(AltOrder1), 7005 ArrayRef(AltOrder2) 7006 }; 7007 const unsigned Select = DPair_with_dsub_0_in_DPR_8AltOrderSelect(MF); 7008 assert(Select < 3); 7009 return Order[Select]; 7010} 7011 7012static inline unsigned DPair_with_dsub_1_in_DPR_8AltOrderSelect(const MachineFunction &MF) { 7013 return 1 + MF.getSubtarget<ARMSubtarget>().hasMVEIntegerOps(); 7014 } 7015 7016static ArrayRef<MCPhysReg> DPair_with_dsub_1_in_DPR_8GetRawAllocationOrder(const MachineFunction &MF) { 7017 static const MCPhysReg AltOrder1[] = { ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::D1_D2, ARM::D3_D4, ARM::D5_D6 }; 7018 static const MCPhysReg AltOrder2[] = { ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3, ARM::D1_D2, ARM::D3_D4, ARM::D5_D6 }; 7019 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::DPair_with_dsub_1_in_DPR_8RegClassID]; 7020 const ArrayRef<MCPhysReg> Order[] = { 7021 ArrayRef(MCR.begin(), MCR.getNumRegs()), 7022 ArrayRef(AltOrder1), 7023 ArrayRef(AltOrder2) 7024 }; 7025 const unsigned Select = DPair_with_dsub_1_in_DPR_8AltOrderSelect(MF); 7026 assert(Select < 3); 7027 return Order[Select]; 7028} 7029 7030static inline unsigned QQPRAltOrderSelect(const MachineFunction &MF) { return 1; } 7031 7032static ArrayRef<MCPhysReg> QQPRGetRawAllocationOrder(const MachineFunction &MF) { 7033 static const MCPhysReg AltOrder1[] = { ARM::Q8_Q9, ARM::Q9_Q10, ARM::Q10_Q11, ARM::Q11_Q12, ARM::Q12_Q13, ARM::Q13_Q14, ARM::Q14_Q15, ARM::Q0_Q1, ARM::Q1_Q2, ARM::Q2_Q3, ARM::Q3_Q4, ARM::Q4_Q5, ARM::Q5_Q6, ARM::Q6_Q7, ARM::Q7_Q8 }; 7034 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::QQPRRegClassID]; 7035 const ArrayRef<MCPhysReg> Order[] = { 7036 ArrayRef(MCR.begin(), MCR.getNumRegs()), 7037 ArrayRef(AltOrder1) 7038 }; 7039 const unsigned Select = QQPRAltOrderSelect(MF); 7040 assert(Select < 2); 7041 return Order[Select]; 7042} 7043 7044static inline unsigned DQuad_with_qsub_0_in_MQPRAltOrderSelect(const MachineFunction &MF) { return 1; } 7045 7046static ArrayRef<MCPhysReg> DQuad_with_qsub_0_in_MQPRGetRawAllocationOrder(const MachineFunction &MF) { 7047 static const MCPhysReg AltOrder1[] = { ARM::Q0_Q1, ARM::Q1_Q2, ARM::Q2_Q3, ARM::Q3_Q4, ARM::Q4_Q5, ARM::Q5_Q6, ARM::Q6_Q7, ARM::Q7_Q8 }; 7048 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::DQuad_with_qsub_0_in_MQPRRegClassID]; 7049 const ArrayRef<MCPhysReg> Order[] = { 7050 ArrayRef(MCR.begin(), MCR.getNumRegs()), 7051 ArrayRef(AltOrder1) 7052 }; 7053 const unsigned Select = DQuad_with_qsub_0_in_MQPRAltOrderSelect(MF); 7054 assert(Select < 2); 7055 return Order[Select]; 7056} 7057 7058static inline unsigned QQQQPRAltOrderSelect(const MachineFunction &MF) { return 1; } 7059 7060static ArrayRef<MCPhysReg> QQQQPRGetRawAllocationOrder(const MachineFunction &MF) { 7061 static const MCPhysReg AltOrder1[] = { ARM::Q8_Q9_Q10_Q11, ARM::Q9_Q10_Q11_Q12, ARM::Q10_Q11_Q12_Q13, ARM::Q11_Q12_Q13_Q14, ARM::Q12_Q13_Q14_Q15, ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, ARM::Q2_Q3_Q4_Q5, ARM::Q3_Q4_Q5_Q6, ARM::Q4_Q5_Q6_Q7, ARM::Q5_Q6_Q7_Q8, ARM::Q6_Q7_Q8_Q9, ARM::Q7_Q8_Q9_Q10 }; 7062 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::QQQQPRRegClassID]; 7063 const ArrayRef<MCPhysReg> Order[] = { 7064 ArrayRef(MCR.begin(), MCR.getNumRegs()), 7065 ArrayRef(AltOrder1) 7066 }; 7067 const unsigned Select = QQQQPRAltOrderSelect(MF); 7068 assert(Select < 2); 7069 return Order[Select]; 7070} 7071 7072static inline unsigned QQQQPR_with_ssub_0AltOrderSelect(const MachineFunction &MF) { return 1; } 7073 7074static ArrayRef<MCPhysReg> QQQQPR_with_ssub_0GetRawAllocationOrder(const MachineFunction &MF) { 7075 static const MCPhysReg AltOrder1[] = { ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, ARM::Q2_Q3_Q4_Q5, ARM::Q3_Q4_Q5_Q6, ARM::Q4_Q5_Q6_Q7, ARM::Q5_Q6_Q7_Q8, ARM::Q6_Q7_Q8_Q9, ARM::Q7_Q8_Q9_Q10 }; 7076 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::QQQQPR_with_ssub_0RegClassID]; 7077 const ArrayRef<MCPhysReg> Order[] = { 7078 ArrayRef(MCR.begin(), MCR.getNumRegs()), 7079 ArrayRef(AltOrder1) 7080 }; 7081 const unsigned Select = QQQQPR_with_ssub_0AltOrderSelect(MF); 7082 assert(Select < 2); 7083 return Order[Select]; 7084} 7085 7086static inline unsigned QQQQPR_with_ssub_4AltOrderSelect(const MachineFunction &MF) { return 1; } 7087 7088static ArrayRef<MCPhysReg> QQQQPR_with_ssub_4GetRawAllocationOrder(const MachineFunction &MF) { 7089 static const MCPhysReg AltOrder1[] = { ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, ARM::Q2_Q3_Q4_Q5, ARM::Q3_Q4_Q5_Q6, ARM::Q4_Q5_Q6_Q7, ARM::Q5_Q6_Q7_Q8, ARM::Q6_Q7_Q8_Q9 }; 7090 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::QQQQPR_with_ssub_4RegClassID]; 7091 const ArrayRef<MCPhysReg> Order[] = { 7092 ArrayRef(MCR.begin(), MCR.getNumRegs()), 7093 ArrayRef(AltOrder1) 7094 }; 7095 const unsigned Select = QQQQPR_with_ssub_4AltOrderSelect(MF); 7096 assert(Select < 2); 7097 return Order[Select]; 7098} 7099 7100static inline unsigned QQQQPR_with_ssub_8AltOrderSelect(const MachineFunction &MF) { return 1; } 7101 7102static ArrayRef<MCPhysReg> QQQQPR_with_ssub_8GetRawAllocationOrder(const MachineFunction &MF) { 7103 static const MCPhysReg AltOrder1[] = { ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, ARM::Q2_Q3_Q4_Q5, ARM::Q3_Q4_Q5_Q6, ARM::Q4_Q5_Q6_Q7, ARM::Q5_Q6_Q7_Q8 }; 7104 const MCRegisterClass &MCR = ARMMCRegisterClasses[ARM::QQQQPR_with_ssub_8RegClassID]; 7105 const ArrayRef<MCPhysReg> Order[] = { 7106 ArrayRef(MCR.begin(), MCR.getNumRegs()), 7107 ArrayRef(AltOrder1) 7108 }; 7109 const unsigned Select = QQQQPR_with_ssub_8AltOrderSelect(MF); 7110 assert(Select < 2); 7111 return Order[Select]; 7112} 7113 7114namespace ARM { // Register class instances 7115 extern const TargetRegisterClass HPRRegClass = { 7116 &ARMMCRegisterClasses[HPRRegClassID], 7117 HPRSubClassMask, 7118 SuperRegIdxSeqs + 22, 7119 LaneBitmask(0x0000000000000001), 7120 0, 7121 false, 7122 0x00, /* TSFlags */ 7123 false, /* HasDisjunctSubRegs */ 7124 false, /* CoveredBySubRegs */ 7125 NullRegClasses, 7126 HPRGetRawAllocationOrder 7127 }; 7128 7129 extern const TargetRegisterClass FPWithVPRRegClass = { 7130 &ARMMCRegisterClasses[FPWithVPRRegClassID], 7131 FPWithVPRSubClassMask, 7132 SuperRegIdxSeqs + 14, 7133 LaneBitmask(0x000000000000000C), 7134 0, 7135 false, 7136 0x00, /* TSFlags */ 7137 true, /* HasDisjunctSubRegs */ 7138 false, /* CoveredBySubRegs */ 7139 NullRegClasses, 7140 nullptr 7141 }; 7142 7143 extern const TargetRegisterClass SPRRegClass = { 7144 &ARMMCRegisterClasses[SPRRegClassID], 7145 SPRSubClassMask, 7146 SuperRegIdxSeqs + 22, 7147 LaneBitmask(0x0000000000000001), 7148 0, 7149 false, 7150 0x00, /* TSFlags */ 7151 false, /* HasDisjunctSubRegs */ 7152 false, /* CoveredBySubRegs */ 7153 SPRSuperclasses, 7154 SPRGetRawAllocationOrder 7155 }; 7156 7157 extern const TargetRegisterClass FPWithVPR_with_ssub_0RegClass = { 7158 &ARMMCRegisterClasses[FPWithVPR_with_ssub_0RegClassID], 7159 FPWithVPR_with_ssub_0SubClassMask, 7160 SuperRegIdxSeqs + 0, 7161 LaneBitmask(0x000000000000000C), 7162 0, 7163 false, 7164 0x00, /* TSFlags */ 7165 true, /* HasDisjunctSubRegs */ 7166 true, /* CoveredBySubRegs */ 7167 FPWithVPR_with_ssub_0Superclasses, 7168 nullptr 7169 }; 7170 7171 extern const TargetRegisterClass GPRRegClass = { 7172 &ARMMCRegisterClasses[GPRRegClassID], 7173 GPRSubClassMask, 7174 SuperRegIdxSeqs + 11, 7175 LaneBitmask(0x0000000000000001), 7176 0, 7177 false, 7178 0x00, /* TSFlags */ 7179 false, /* HasDisjunctSubRegs */ 7180 true, /* CoveredBySubRegs */ 7181 NullRegClasses, 7182 GPRGetRawAllocationOrder 7183 }; 7184 7185 extern const TargetRegisterClass GPRwithAPSRRegClass = { 7186 &ARMMCRegisterClasses[GPRwithAPSRRegClassID], 7187 GPRwithAPSRSubClassMask, 7188 SuperRegIdxSeqs + 11, 7189 LaneBitmask(0x0000000000000001), 7190 0, 7191 false, 7192 0x00, /* TSFlags */ 7193 false, /* HasDisjunctSubRegs */ 7194 true, /* CoveredBySubRegs */ 7195 NullRegClasses, 7196 GPRwithAPSRGetRawAllocationOrder 7197 }; 7198 7199 extern const TargetRegisterClass GPRwithZRRegClass = { 7200 &ARMMCRegisterClasses[GPRwithZRRegClassID], 7201 GPRwithZRSubClassMask, 7202 SuperRegIdxSeqs + 11, 7203 LaneBitmask(0x0000000000000001), 7204 0, 7205 false, 7206 0x00, /* TSFlags */ 7207 false, /* HasDisjunctSubRegs */ 7208 true, /* CoveredBySubRegs */ 7209 NullRegClasses, 7210 GPRwithZRGetRawAllocationOrder 7211 }; 7212 7213 extern const TargetRegisterClass SPR_8RegClass = { 7214 &ARMMCRegisterClasses[SPR_8RegClassID], 7215 SPR_8SubClassMask, 7216 SuperRegIdxSeqs + 22, 7217 LaneBitmask(0x0000000000000001), 7218 0, 7219 false, 7220 0x00, /* TSFlags */ 7221 false, /* HasDisjunctSubRegs */ 7222 false, /* CoveredBySubRegs */ 7223 SPR_8Superclasses, 7224 nullptr 7225 }; 7226 7227 extern const TargetRegisterClass GPRnopcRegClass = { 7228 &ARMMCRegisterClasses[GPRnopcRegClassID], 7229 GPRnopcSubClassMask, 7230 SuperRegIdxSeqs + 11, 7231 LaneBitmask(0x0000000000000001), 7232 0, 7233 false, 7234 0x00, /* TSFlags */ 7235 false, /* HasDisjunctSubRegs */ 7236 true, /* CoveredBySubRegs */ 7237 GPRnopcSuperclasses, 7238 GPRnopcGetRawAllocationOrder 7239 }; 7240 7241 extern const TargetRegisterClass GPRnospRegClass = { 7242 &ARMMCRegisterClasses[GPRnospRegClassID], 7243 GPRnospSubClassMask, 7244 SuperRegIdxSeqs + 11, 7245 LaneBitmask(0x0000000000000001), 7246 0, 7247 false, 7248 0x00, /* TSFlags */ 7249 false, /* HasDisjunctSubRegs */ 7250 true, /* CoveredBySubRegs */ 7251 GPRnospSuperclasses, 7252 GPRnospGetRawAllocationOrder 7253 }; 7254 7255 extern const TargetRegisterClass GPRwithAPSR_NZCVnospRegClass = { 7256 &ARMMCRegisterClasses[GPRwithAPSR_NZCVnospRegClassID], 7257 GPRwithAPSR_NZCVnospSubClassMask, 7258 SuperRegIdxSeqs + 11, 7259 LaneBitmask(0x0000000000000001), 7260 0, 7261 false, 7262 0x00, /* TSFlags */ 7263 false, /* HasDisjunctSubRegs */ 7264 true, /* CoveredBySubRegs */ 7265 GPRwithAPSR_NZCVnospSuperclasses, 7266 nullptr 7267 }; 7268 7269 extern const TargetRegisterClass GPRwithAPSRnospRegClass = { 7270 &ARMMCRegisterClasses[GPRwithAPSRnospRegClassID], 7271 GPRwithAPSRnospSubClassMask, 7272 SuperRegIdxSeqs + 11, 7273 LaneBitmask(0x0000000000000001), 7274 0, 7275 false, 7276 0x00, /* TSFlags */ 7277 false, /* HasDisjunctSubRegs */ 7278 true, /* CoveredBySubRegs */ 7279 NullRegClasses, 7280 nullptr 7281 }; 7282 7283 extern const TargetRegisterClass GPRwithZRnospRegClass = { 7284 &ARMMCRegisterClasses[GPRwithZRnospRegClassID], 7285 GPRwithZRnospSubClassMask, 7286 SuperRegIdxSeqs + 11, 7287 LaneBitmask(0x0000000000000001), 7288 0, 7289 false, 7290 0x00, /* TSFlags */ 7291 false, /* HasDisjunctSubRegs */ 7292 true, /* CoveredBySubRegs */ 7293 GPRwithZRnospSuperclasses, 7294 GPRwithZRnospGetRawAllocationOrder 7295 }; 7296 7297 extern const TargetRegisterClass GPRnoipRegClass = { 7298 &ARMMCRegisterClasses[GPRnoipRegClassID], 7299 GPRnoipSubClassMask, 7300 SuperRegIdxSeqs + 11, 7301 LaneBitmask(0x0000000000000001), 7302 0, 7303 false, 7304 0x00, /* TSFlags */ 7305 false, /* HasDisjunctSubRegs */ 7306 true, /* CoveredBySubRegs */ 7307 GPRnoipSuperclasses, 7308 GPRnoipGetRawAllocationOrder 7309 }; 7310 7311 extern const TargetRegisterClass rGPRRegClass = { 7312 &ARMMCRegisterClasses[rGPRRegClassID], 7313 rGPRSubClassMask, 7314 SuperRegIdxSeqs + 11, 7315 LaneBitmask(0x0000000000000001), 7316 0, 7317 false, 7318 0x00, /* TSFlags */ 7319 false, /* HasDisjunctSubRegs */ 7320 true, /* CoveredBySubRegs */ 7321 rGPRSuperclasses, 7322 rGPRGetRawAllocationOrder 7323 }; 7324 7325 extern const TargetRegisterClass GPRnoip_and_GPRnopcRegClass = { 7326 &ARMMCRegisterClasses[GPRnoip_and_GPRnopcRegClassID], 7327 GPRnoip_and_GPRnopcSubClassMask, 7328 SuperRegIdxSeqs + 11, 7329 LaneBitmask(0x0000000000000001), 7330 0, 7331 false, 7332 0x00, /* TSFlags */ 7333 false, /* HasDisjunctSubRegs */ 7334 true, /* CoveredBySubRegs */ 7335 GPRnoip_and_GPRnopcSuperclasses, 7336 GPRnoip_and_GPRnopcGetRawAllocationOrder 7337 }; 7338 7339 extern const TargetRegisterClass GPRnoip_and_GPRnospRegClass = { 7340 &ARMMCRegisterClasses[GPRnoip_and_GPRnospRegClassID], 7341 GPRnoip_and_GPRnospSubClassMask, 7342 SuperRegIdxSeqs + 11, 7343 LaneBitmask(0x0000000000000001), 7344 0, 7345 false, 7346 0x00, /* TSFlags */ 7347 false, /* HasDisjunctSubRegs */ 7348 true, /* CoveredBySubRegs */ 7349 GPRnoip_and_GPRnospSuperclasses, 7350 GPRnoip_and_GPRnospGetRawAllocationOrder 7351 }; 7352 7353 extern const TargetRegisterClass GPRnoip_and_GPRwithAPSR_NZCVnospRegClass = { 7354 &ARMMCRegisterClasses[GPRnoip_and_GPRwithAPSR_NZCVnospRegClassID], 7355 GPRnoip_and_GPRwithAPSR_NZCVnospSubClassMask, 7356 SuperRegIdxSeqs + 11, 7357 LaneBitmask(0x0000000000000001), 7358 0, 7359 false, 7360 0x00, /* TSFlags */ 7361 false, /* HasDisjunctSubRegs */ 7362 true, /* CoveredBySubRegs */ 7363 GPRnoip_and_GPRwithAPSR_NZCVnospSuperclasses, 7364 GPRnoip_and_GPRwithAPSR_NZCVnospGetRawAllocationOrder 7365 }; 7366 7367 extern const TargetRegisterClass tGPRwithpcRegClass = { 7368 &ARMMCRegisterClasses[tGPRwithpcRegClassID], 7369 tGPRwithpcSubClassMask, 7370 SuperRegIdxSeqs + 11, 7371 LaneBitmask(0x0000000000000001), 7372 0, 7373 false, 7374 0x00, /* TSFlags */ 7375 false, /* HasDisjunctSubRegs */ 7376 true, /* CoveredBySubRegs */ 7377 tGPRwithpcSuperclasses, 7378 nullptr 7379 }; 7380 7381 extern const TargetRegisterClass FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8RegClass = { 7382 &ARMMCRegisterClasses[FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8RegClassID], 7383 FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8SubClassMask, 7384 SuperRegIdxSeqs + 0, 7385 LaneBitmask(0x000000000000000C), 7386 0, 7387 false, 7388 0x00, /* TSFlags */ 7389 true, /* HasDisjunctSubRegs */ 7390 true, /* CoveredBySubRegs */ 7391 FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8Superclasses, 7392 nullptr 7393 }; 7394 7395 extern const TargetRegisterClass hGPRRegClass = { 7396 &ARMMCRegisterClasses[hGPRRegClassID], 7397 hGPRSubClassMask, 7398 SuperRegIdxSeqs + 11, 7399 LaneBitmask(0x0000000000000001), 7400 0, 7401 false, 7402 0x00, /* TSFlags */ 7403 false, /* HasDisjunctSubRegs */ 7404 true, /* CoveredBySubRegs */ 7405 hGPRSuperclasses, 7406 nullptr 7407 }; 7408 7409 extern const TargetRegisterClass tGPRRegClass = { 7410 &ARMMCRegisterClasses[tGPRRegClassID], 7411 tGPRSubClassMask, 7412 SuperRegIdxSeqs + 11, 7413 LaneBitmask(0x0000000000000001), 7414 0, 7415 false, 7416 0x00, /* TSFlags */ 7417 false, /* HasDisjunctSubRegs */ 7418 true, /* CoveredBySubRegs */ 7419 tGPRSuperclasses, 7420 nullptr 7421 }; 7422 7423 extern const TargetRegisterClass tGPREvenRegClass = { 7424 &ARMMCRegisterClasses[tGPREvenRegClassID], 7425 tGPREvenSubClassMask, 7426 SuperRegIdxSeqs + 9, 7427 LaneBitmask(0x0000000000000001), 7428 0, 7429 false, 7430 0x00, /* TSFlags */ 7431 false, /* HasDisjunctSubRegs */ 7432 true, /* CoveredBySubRegs */ 7433 tGPREvenSuperclasses, 7434 tGPREvenGetRawAllocationOrder 7435 }; 7436 7437 extern const TargetRegisterClass GPRnopc_and_hGPRRegClass = { 7438 &ARMMCRegisterClasses[GPRnopc_and_hGPRRegClassID], 7439 GPRnopc_and_hGPRSubClassMask, 7440 SuperRegIdxSeqs + 11, 7441 LaneBitmask(0x0000000000000001), 7442 0, 7443 false, 7444 0x00, /* TSFlags */ 7445 false, /* HasDisjunctSubRegs */ 7446 true, /* CoveredBySubRegs */ 7447 GPRnopc_and_hGPRSuperclasses, 7448 nullptr 7449 }; 7450 7451 extern const TargetRegisterClass GPRnosp_and_hGPRRegClass = { 7452 &ARMMCRegisterClasses[GPRnosp_and_hGPRRegClassID], 7453 GPRnosp_and_hGPRSubClassMask, 7454 SuperRegIdxSeqs + 11, 7455 LaneBitmask(0x0000000000000001), 7456 0, 7457 false, 7458 0x00, /* TSFlags */ 7459 false, /* HasDisjunctSubRegs */ 7460 true, /* CoveredBySubRegs */ 7461 GPRnosp_and_hGPRSuperclasses, 7462 nullptr 7463 }; 7464 7465 extern const TargetRegisterClass GPRnoip_and_hGPRRegClass = { 7466 &ARMMCRegisterClasses[GPRnoip_and_hGPRRegClassID], 7467 GPRnoip_and_hGPRSubClassMask, 7468 SuperRegIdxSeqs + 11, 7469 LaneBitmask(0x0000000000000001), 7470 0, 7471 false, 7472 0x00, /* TSFlags */ 7473 false, /* HasDisjunctSubRegs */ 7474 true, /* CoveredBySubRegs */ 7475 GPRnoip_and_hGPRSuperclasses, 7476 nullptr 7477 }; 7478 7479 extern const TargetRegisterClass GPRnoip_and_tGPREvenRegClass = { 7480 &ARMMCRegisterClasses[GPRnoip_and_tGPREvenRegClassID], 7481 GPRnoip_and_tGPREvenSubClassMask, 7482 SuperRegIdxSeqs + 9, 7483 LaneBitmask(0x0000000000000001), 7484 0, 7485 false, 7486 0x00, /* TSFlags */ 7487 false, /* HasDisjunctSubRegs */ 7488 true, /* CoveredBySubRegs */ 7489 GPRnoip_and_tGPREvenSuperclasses, 7490 GPRnoip_and_tGPREvenGetRawAllocationOrder 7491 }; 7492 7493 extern const TargetRegisterClass GPRnosp_and_GPRnopc_and_hGPRRegClass = { 7494 &ARMMCRegisterClasses[GPRnosp_and_GPRnopc_and_hGPRRegClassID], 7495 GPRnosp_and_GPRnopc_and_hGPRSubClassMask, 7496 SuperRegIdxSeqs + 11, 7497 LaneBitmask(0x0000000000000001), 7498 0, 7499 false, 7500 0x00, /* TSFlags */ 7501 false, /* HasDisjunctSubRegs */ 7502 true, /* CoveredBySubRegs */ 7503 GPRnosp_and_GPRnopc_and_hGPRSuperclasses, 7504 nullptr 7505 }; 7506 7507 extern const TargetRegisterClass tGPROddRegClass = { 7508 &ARMMCRegisterClasses[tGPROddRegClassID], 7509 tGPROddSubClassMask, 7510 SuperRegIdxSeqs + 12, 7511 LaneBitmask(0x0000000000000001), 7512 0, 7513 false, 7514 0x00, /* TSFlags */ 7515 false, /* HasDisjunctSubRegs */ 7516 true, /* CoveredBySubRegs */ 7517 tGPROddSuperclasses, 7518 tGPROddGetRawAllocationOrder 7519 }; 7520 7521 extern const TargetRegisterClass GPRnopc_and_GPRnoip_and_hGPRRegClass = { 7522 &ARMMCRegisterClasses[GPRnopc_and_GPRnoip_and_hGPRRegClassID], 7523 GPRnopc_and_GPRnoip_and_hGPRSubClassMask, 7524 SuperRegIdxSeqs + 11, 7525 LaneBitmask(0x0000000000000001), 7526 0, 7527 false, 7528 0x00, /* TSFlags */ 7529 false, /* HasDisjunctSubRegs */ 7530 true, /* CoveredBySubRegs */ 7531 GPRnopc_and_GPRnoip_and_hGPRSuperclasses, 7532 nullptr 7533 }; 7534 7535 extern const TargetRegisterClass GPRnosp_and_GPRnoip_and_hGPRRegClass = { 7536 &ARMMCRegisterClasses[GPRnosp_and_GPRnoip_and_hGPRRegClassID], 7537 GPRnosp_and_GPRnoip_and_hGPRSubClassMask, 7538 SuperRegIdxSeqs + 11, 7539 LaneBitmask(0x0000000000000001), 7540 0, 7541 false, 7542 0x00, /* TSFlags */ 7543 false, /* HasDisjunctSubRegs */ 7544 true, /* CoveredBySubRegs */ 7545 GPRnosp_and_GPRnoip_and_hGPRSuperclasses, 7546 nullptr 7547 }; 7548 7549 extern const TargetRegisterClass tcGPRRegClass = { 7550 &ARMMCRegisterClasses[tcGPRRegClassID], 7551 tcGPRSubClassMask, 7552 SuperRegIdxSeqs + 11, 7553 LaneBitmask(0x0000000000000001), 7554 0, 7555 false, 7556 0x00, /* TSFlags */ 7557 false, /* HasDisjunctSubRegs */ 7558 true, /* CoveredBySubRegs */ 7559 tcGPRSuperclasses, 7560 tcGPRGetRawAllocationOrder 7561 }; 7562 7563 extern const TargetRegisterClass GPRnoip_and_tcGPRRegClass = { 7564 &ARMMCRegisterClasses[GPRnoip_and_tcGPRRegClassID], 7565 GPRnoip_and_tcGPRSubClassMask, 7566 SuperRegIdxSeqs + 11, 7567 LaneBitmask(0x0000000000000001), 7568 0, 7569 false, 7570 0x00, /* TSFlags */ 7571 false, /* HasDisjunctSubRegs */ 7572 true, /* CoveredBySubRegs */ 7573 GPRnoip_and_tcGPRSuperclasses, 7574 GPRnoip_and_tcGPRGetRawAllocationOrder 7575 }; 7576 7577 extern const TargetRegisterClass GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRRegClass = { 7578 &ARMMCRegisterClasses[GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRRegClassID], 7579 GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRSubClassMask, 7580 SuperRegIdxSeqs + 11, 7581 LaneBitmask(0x0000000000000001), 7582 0, 7583 false, 7584 0x00, /* TSFlags */ 7585 false, /* HasDisjunctSubRegs */ 7586 true, /* CoveredBySubRegs */ 7587 GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRSuperclasses, 7588 nullptr 7589 }; 7590 7591 extern const TargetRegisterClass hGPR_and_tGPREvenRegClass = { 7592 &ARMMCRegisterClasses[hGPR_and_tGPREvenRegClassID], 7593 hGPR_and_tGPREvenSubClassMask, 7594 SuperRegIdxSeqs + 9, 7595 LaneBitmask(0x0000000000000001), 7596 0, 7597 false, 7598 0x00, /* TSFlags */ 7599 false, /* HasDisjunctSubRegs */ 7600 true, /* CoveredBySubRegs */ 7601 hGPR_and_tGPREvenSuperclasses, 7602 nullptr 7603 }; 7604 7605 extern const TargetRegisterClass tGPR_and_tGPREvenRegClass = { 7606 &ARMMCRegisterClasses[tGPR_and_tGPREvenRegClassID], 7607 tGPR_and_tGPREvenSubClassMask, 7608 SuperRegIdxSeqs + 9, 7609 LaneBitmask(0x0000000000000001), 7610 0, 7611 false, 7612 0x00, /* TSFlags */ 7613 false, /* HasDisjunctSubRegs */ 7614 true, /* CoveredBySubRegs */ 7615 tGPR_and_tGPREvenSuperclasses, 7616 tGPR_and_tGPREvenGetRawAllocationOrder 7617 }; 7618 7619 extern const TargetRegisterClass tGPR_and_tGPROddRegClass = { 7620 &ARMMCRegisterClasses[tGPR_and_tGPROddRegClassID], 7621 tGPR_and_tGPROddSubClassMask, 7622 SuperRegIdxSeqs + 12, 7623 LaneBitmask(0x0000000000000001), 7624 0, 7625 false, 7626 0x00, /* TSFlags */ 7627 false, /* HasDisjunctSubRegs */ 7628 true, /* CoveredBySubRegs */ 7629 tGPR_and_tGPROddSuperclasses, 7630 tGPR_and_tGPROddGetRawAllocationOrder 7631 }; 7632 7633 extern const TargetRegisterClass tGPREven_and_tcGPRRegClass = { 7634 &ARMMCRegisterClasses[tGPREven_and_tcGPRRegClassID], 7635 tGPREven_and_tcGPRSubClassMask, 7636 SuperRegIdxSeqs + 9, 7637 LaneBitmask(0x0000000000000001), 7638 0, 7639 false, 7640 0x00, /* TSFlags */ 7641 false, /* HasDisjunctSubRegs */ 7642 true, /* CoveredBySubRegs */ 7643 tGPREven_and_tcGPRSuperclasses, 7644 tGPREven_and_tcGPRGetRawAllocationOrder 7645 }; 7646 7647 extern const TargetRegisterClass hGPR_and_GPRnoip_and_tGPREvenRegClass = { 7648 &ARMMCRegisterClasses[hGPR_and_GPRnoip_and_tGPREvenRegClassID], 7649 hGPR_and_GPRnoip_and_tGPREvenSubClassMask, 7650 SuperRegIdxSeqs + 9, 7651 LaneBitmask(0x0000000000000001), 7652 0, 7653 false, 7654 0x00, /* TSFlags */ 7655 false, /* HasDisjunctSubRegs */ 7656 true, /* CoveredBySubRegs */ 7657 hGPR_and_GPRnoip_and_tGPREvenSuperclasses, 7658 nullptr 7659 }; 7660 7661 extern const TargetRegisterClass hGPR_and_tGPROddRegClass = { 7662 &ARMMCRegisterClasses[hGPR_and_tGPROddRegClassID], 7663 hGPR_and_tGPROddSubClassMask, 7664 SuperRegIdxSeqs + 12, 7665 LaneBitmask(0x0000000000000001), 7666 0, 7667 false, 7668 0x00, /* TSFlags */ 7669 false, /* HasDisjunctSubRegs */ 7670 true, /* CoveredBySubRegs */ 7671 hGPR_and_tGPROddSuperclasses, 7672 nullptr 7673 }; 7674 7675 extern const TargetRegisterClass tGPREven_and_GPRnoip_and_tcGPRRegClass = { 7676 &ARMMCRegisterClasses[tGPREven_and_GPRnoip_and_tcGPRRegClassID], 7677 tGPREven_and_GPRnoip_and_tcGPRSubClassMask, 7678 SuperRegIdxSeqs + 9, 7679 LaneBitmask(0x0000000000000001), 7680 0, 7681 false, 7682 0x00, /* TSFlags */ 7683 false, /* HasDisjunctSubRegs */ 7684 true, /* CoveredBySubRegs */ 7685 tGPREven_and_GPRnoip_and_tcGPRSuperclasses, 7686 tGPREven_and_GPRnoip_and_tcGPRGetRawAllocationOrder 7687 }; 7688 7689 extern const TargetRegisterClass tGPROdd_and_tcGPRRegClass = { 7690 &ARMMCRegisterClasses[tGPROdd_and_tcGPRRegClassID], 7691 tGPROdd_and_tcGPRSubClassMask, 7692 SuperRegIdxSeqs + 12, 7693 LaneBitmask(0x0000000000000001), 7694 0, 7695 false, 7696 0x00, /* TSFlags */ 7697 false, /* HasDisjunctSubRegs */ 7698 true, /* CoveredBySubRegs */ 7699 tGPROdd_and_tcGPRSuperclasses, 7700 tGPROdd_and_tcGPRGetRawAllocationOrder 7701 }; 7702 7703 extern const TargetRegisterClass CCRRegClass = { 7704 &ARMMCRegisterClasses[CCRRegClassID], 7705 CCRSubClassMask, 7706 SuperRegIdxSeqs + 8, 7707 LaneBitmask(0x0000000000000001), 7708 0, 7709 false, 7710 0x00, /* TSFlags */ 7711 false, /* HasDisjunctSubRegs */ 7712 true, /* CoveredBySubRegs */ 7713 NullRegClasses, 7714 nullptr 7715 }; 7716 7717 extern const TargetRegisterClass FPCXTRegsRegClass = { 7718 &ARMMCRegisterClasses[FPCXTRegsRegClassID], 7719 FPCXTRegsSubClassMask, 7720 SuperRegIdxSeqs + 8, 7721 LaneBitmask(0x0000000000000001), 7722 0, 7723 false, 7724 0x00, /* TSFlags */ 7725 false, /* HasDisjunctSubRegs */ 7726 true, /* CoveredBySubRegs */ 7727 NullRegClasses, 7728 nullptr 7729 }; 7730 7731 extern const TargetRegisterClass GPRlrRegClass = { 7732 &ARMMCRegisterClasses[GPRlrRegClassID], 7733 GPRlrSubClassMask, 7734 SuperRegIdxSeqs + 8, 7735 LaneBitmask(0x0000000000000001), 7736 0, 7737 false, 7738 0x00, /* TSFlags */ 7739 false, /* HasDisjunctSubRegs */ 7740 true, /* CoveredBySubRegs */ 7741 GPRlrSuperclasses, 7742 nullptr 7743 }; 7744 7745 extern const TargetRegisterClass GPRspRegClass = { 7746 &ARMMCRegisterClasses[GPRspRegClassID], 7747 GPRspSubClassMask, 7748 SuperRegIdxSeqs + 12, 7749 LaneBitmask(0x0000000000000001), 7750 0, 7751 false, 7752 0x00, /* TSFlags */ 7753 false, /* HasDisjunctSubRegs */ 7754 true, /* CoveredBySubRegs */ 7755 GPRspSuperclasses, 7756 nullptr 7757 }; 7758 7759 extern const TargetRegisterClass VCCRRegClass = { 7760 &ARMMCRegisterClasses[VCCRRegClassID], 7761 VCCRSubClassMask, 7762 SuperRegIdxSeqs + 8, 7763 LaneBitmask(0x0000000000000001), 7764 0, 7765 false, 7766 0x00, /* TSFlags */ 7767 false, /* HasDisjunctSubRegs */ 7768 true, /* CoveredBySubRegs */ 7769 VCCRSuperclasses, 7770 nullptr 7771 }; 7772 7773 extern const TargetRegisterClass cl_FPSCR_NZCVRegClass = { 7774 &ARMMCRegisterClasses[cl_FPSCR_NZCVRegClassID], 7775 cl_FPSCR_NZCVSubClassMask, 7776 SuperRegIdxSeqs + 8, 7777 LaneBitmask(0x0000000000000001), 7778 0, 7779 false, 7780 0x00, /* TSFlags */ 7781 false, /* HasDisjunctSubRegs */ 7782 true, /* CoveredBySubRegs */ 7783 NullRegClasses, 7784 nullptr 7785 }; 7786 7787 extern const TargetRegisterClass hGPR_and_tGPRwithpcRegClass = { 7788 &ARMMCRegisterClasses[hGPR_and_tGPRwithpcRegClassID], 7789 hGPR_and_tGPRwithpcSubClassMask, 7790 SuperRegIdxSeqs + 8, 7791 LaneBitmask(0x0000000000000001), 7792 0, 7793 false, 7794 0x00, /* TSFlags */ 7795 false, /* HasDisjunctSubRegs */ 7796 true, /* CoveredBySubRegs */ 7797 hGPR_and_tGPRwithpcSuperclasses, 7798 nullptr 7799 }; 7800 7801 extern const TargetRegisterClass hGPR_and_tcGPRRegClass = { 7802 &ARMMCRegisterClasses[hGPR_and_tcGPRRegClassID], 7803 hGPR_and_tcGPRSubClassMask, 7804 SuperRegIdxSeqs + 9, 7805 LaneBitmask(0x0000000000000001), 7806 0, 7807 false, 7808 0x00, /* TSFlags */ 7809 false, /* HasDisjunctSubRegs */ 7810 true, /* CoveredBySubRegs */ 7811 hGPR_and_tcGPRSuperclasses, 7812 hGPR_and_tcGPRGetRawAllocationOrder 7813 }; 7814 7815 extern const TargetRegisterClass DPRRegClass = { 7816 &ARMMCRegisterClasses[DPRRegClassID], 7817 DPRSubClassMask, 7818 SuperRegIdxSeqs + 0, 7819 LaneBitmask(0x000000000000000C), 7820 0, 7821 false, 7822 0x00, /* TSFlags */ 7823 true, /* HasDisjunctSubRegs */ 7824 false, /* CoveredBySubRegs */ 7825 DPRSuperclasses, 7826 DPRGetRawAllocationOrder 7827 }; 7828 7829 extern const TargetRegisterClass DPR_VFP2RegClass = { 7830 &ARMMCRegisterClasses[DPR_VFP2RegClassID], 7831 DPR_VFP2SubClassMask, 7832 SuperRegIdxSeqs + 0, 7833 LaneBitmask(0x000000000000000C), 7834 0, 7835 false, 7836 0x00, /* TSFlags */ 7837 true, /* HasDisjunctSubRegs */ 7838 true, /* CoveredBySubRegs */ 7839 DPR_VFP2Superclasses, 7840 nullptr 7841 }; 7842 7843 extern const TargetRegisterClass DPR_8RegClass = { 7844 &ARMMCRegisterClasses[DPR_8RegClassID], 7845 DPR_8SubClassMask, 7846 SuperRegIdxSeqs + 0, 7847 LaneBitmask(0x000000000000000C), 7848 0, 7849 false, 7850 0x00, /* TSFlags */ 7851 true, /* HasDisjunctSubRegs */ 7852 true, /* CoveredBySubRegs */ 7853 DPR_8Superclasses, 7854 nullptr 7855 }; 7856 7857 extern const TargetRegisterClass GPRPairRegClass = { 7858 &ARMMCRegisterClasses[GPRPairRegClassID], 7859 GPRPairSubClassMask, 7860 SuperRegIdxSeqs + 8, 7861 LaneBitmask(0x0000000000000003), 7862 0, 7863 false, 7864 0x00, /* TSFlags */ 7865 true, /* HasDisjunctSubRegs */ 7866 true, /* CoveredBySubRegs */ 7867 NullRegClasses, 7868 nullptr 7869 }; 7870 7871 extern const TargetRegisterClass GPRPairnospRegClass = { 7872 &ARMMCRegisterClasses[GPRPairnospRegClassID], 7873 GPRPairnospSubClassMask, 7874 SuperRegIdxSeqs + 8, 7875 LaneBitmask(0x0000000000000003), 7876 0, 7877 false, 7878 0x00, /* TSFlags */ 7879 true, /* HasDisjunctSubRegs */ 7880 true, /* CoveredBySubRegs */ 7881 GPRPairnospSuperclasses, 7882 nullptr 7883 }; 7884 7885 extern const TargetRegisterClass GPRPair_with_gsub_0_in_tGPRRegClass = { 7886 &ARMMCRegisterClasses[GPRPair_with_gsub_0_in_tGPRRegClassID], 7887 GPRPair_with_gsub_0_in_tGPRSubClassMask, 7888 SuperRegIdxSeqs + 8, 7889 LaneBitmask(0x0000000000000003), 7890 0, 7891 false, 7892 0x00, /* TSFlags */ 7893 true, /* HasDisjunctSubRegs */ 7894 true, /* CoveredBySubRegs */ 7895 GPRPair_with_gsub_0_in_tGPRSuperclasses, 7896 nullptr 7897 }; 7898 7899 extern const TargetRegisterClass GPRPair_with_gsub_0_in_hGPRRegClass = { 7900 &ARMMCRegisterClasses[GPRPair_with_gsub_0_in_hGPRRegClassID], 7901 GPRPair_with_gsub_0_in_hGPRSubClassMask, 7902 SuperRegIdxSeqs + 8, 7903 LaneBitmask(0x0000000000000003), 7904 0, 7905 false, 7906 0x00, /* TSFlags */ 7907 true, /* HasDisjunctSubRegs */ 7908 true, /* CoveredBySubRegs */ 7909 GPRPair_with_gsub_0_in_hGPRSuperclasses, 7910 nullptr 7911 }; 7912 7913 extern const TargetRegisterClass GPRPair_with_gsub_0_in_tcGPRRegClass = { 7914 &ARMMCRegisterClasses[GPRPair_with_gsub_0_in_tcGPRRegClassID], 7915 GPRPair_with_gsub_0_in_tcGPRSubClassMask, 7916 SuperRegIdxSeqs + 8, 7917 LaneBitmask(0x0000000000000003), 7918 0, 7919 false, 7920 0x00, /* TSFlags */ 7921 true, /* HasDisjunctSubRegs */ 7922 true, /* CoveredBySubRegs */ 7923 GPRPair_with_gsub_0_in_tcGPRSuperclasses, 7924 nullptr 7925 }; 7926 7927 extern const TargetRegisterClass GPRPair_with_gsub_1_in_tcGPRRegClass = { 7928 &ARMMCRegisterClasses[GPRPair_with_gsub_1_in_tcGPRRegClassID], 7929 GPRPair_with_gsub_1_in_tcGPRSubClassMask, 7930 SuperRegIdxSeqs + 8, 7931 LaneBitmask(0x0000000000000003), 7932 0, 7933 false, 7934 0x00, /* TSFlags */ 7935 true, /* HasDisjunctSubRegs */ 7936 true, /* CoveredBySubRegs */ 7937 GPRPair_with_gsub_1_in_tcGPRSuperclasses, 7938 nullptr 7939 }; 7940 7941 extern const TargetRegisterClass GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRRegClass = { 7942 &ARMMCRegisterClasses[GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRRegClassID], 7943 GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRSubClassMask, 7944 SuperRegIdxSeqs + 8, 7945 LaneBitmask(0x0000000000000003), 7946 0, 7947 false, 7948 0x00, /* TSFlags */ 7949 true, /* HasDisjunctSubRegs */ 7950 true, /* CoveredBySubRegs */ 7951 GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRSuperclasses, 7952 nullptr 7953 }; 7954 7955 extern const TargetRegisterClass GPRPair_with_gsub_1_in_GPRspRegClass = { 7956 &ARMMCRegisterClasses[GPRPair_with_gsub_1_in_GPRspRegClassID], 7957 GPRPair_with_gsub_1_in_GPRspSubClassMask, 7958 SuperRegIdxSeqs + 8, 7959 LaneBitmask(0x0000000000000003), 7960 0, 7961 false, 7962 0x00, /* TSFlags */ 7963 true, /* HasDisjunctSubRegs */ 7964 true, /* CoveredBySubRegs */ 7965 GPRPair_with_gsub_1_in_GPRspSuperclasses, 7966 nullptr 7967 }; 7968 7969 extern const TargetRegisterClass DPairSpcRegClass = { 7970 &ARMMCRegisterClasses[DPairSpcRegClassID], 7971 DPairSpcSubClassMask, 7972 SuperRegIdxSeqs + 58, 7973 LaneBitmask(0x00000000000000CC), 7974 0, 7975 false, 7976 0x00, /* TSFlags */ 7977 true, /* HasDisjunctSubRegs */ 7978 true, /* CoveredBySubRegs */ 7979 NullRegClasses, 7980 nullptr 7981 }; 7982 7983 extern const TargetRegisterClass DPairSpc_with_ssub_0RegClass = { 7984 &ARMMCRegisterClasses[DPairSpc_with_ssub_0RegClassID], 7985 DPairSpc_with_ssub_0SubClassMask, 7986 SuperRegIdxSeqs + 58, 7987 LaneBitmask(0x00000000000000CC), 7988 0, 7989 false, 7990 0x00, /* TSFlags */ 7991 true, /* HasDisjunctSubRegs */ 7992 true, /* CoveredBySubRegs */ 7993 DPairSpc_with_ssub_0Superclasses, 7994 nullptr 7995 }; 7996 7997 extern const TargetRegisterClass DPairSpc_with_ssub_4RegClass = { 7998 &ARMMCRegisterClasses[DPairSpc_with_ssub_4RegClassID], 7999 DPairSpc_with_ssub_4SubClassMask, 8000 SuperRegIdxSeqs + 58, 8001 LaneBitmask(0x00000000000000CC), 8002 0, 8003 false, 8004 0x00, /* TSFlags */ 8005 true, /* HasDisjunctSubRegs */ 8006 true, /* CoveredBySubRegs */ 8007 DPairSpc_with_ssub_4Superclasses, 8008 nullptr 8009 }; 8010 8011 extern const TargetRegisterClass DPairSpc_with_dsub_0_in_DPR_8RegClass = { 8012 &ARMMCRegisterClasses[DPairSpc_with_dsub_0_in_DPR_8RegClassID], 8013 DPairSpc_with_dsub_0_in_DPR_8SubClassMask, 8014 SuperRegIdxSeqs + 58, 8015 LaneBitmask(0x00000000000000CC), 8016 0, 8017 false, 8018 0x00, /* TSFlags */ 8019 true, /* HasDisjunctSubRegs */ 8020 true, /* CoveredBySubRegs */ 8021 DPairSpc_with_dsub_0_in_DPR_8Superclasses, 8022 nullptr 8023 }; 8024 8025 extern const TargetRegisterClass DPairSpc_with_dsub_2_in_DPR_8RegClass = { 8026 &ARMMCRegisterClasses[DPairSpc_with_dsub_2_in_DPR_8RegClassID], 8027 DPairSpc_with_dsub_2_in_DPR_8SubClassMask, 8028 SuperRegIdxSeqs + 58, 8029 LaneBitmask(0x00000000000000CC), 8030 0, 8031 false, 8032 0x00, /* TSFlags */ 8033 true, /* HasDisjunctSubRegs */ 8034 true, /* CoveredBySubRegs */ 8035 DPairSpc_with_dsub_2_in_DPR_8Superclasses, 8036 nullptr 8037 }; 8038 8039 extern const TargetRegisterClass DPairRegClass = { 8040 &ARMMCRegisterClasses[DPairRegClassID], 8041 DPairSubClassMask, 8042 SuperRegIdxSeqs + 77, 8043 LaneBitmask(0x000000000000003C), 8044 0, 8045 false, 8046 0x00, /* TSFlags */ 8047 true, /* HasDisjunctSubRegs */ 8048 true, /* CoveredBySubRegs */ 8049 NullRegClasses, 8050 DPairGetRawAllocationOrder 8051 }; 8052 8053 extern const TargetRegisterClass DPair_with_ssub_0RegClass = { 8054 &ARMMCRegisterClasses[DPair_with_ssub_0RegClassID], 8055 DPair_with_ssub_0SubClassMask, 8056 SuperRegIdxSeqs + 77, 8057 LaneBitmask(0x000000000000003C), 8058 0, 8059 false, 8060 0x00, /* TSFlags */ 8061 true, /* HasDisjunctSubRegs */ 8062 true, /* CoveredBySubRegs */ 8063 DPair_with_ssub_0Superclasses, 8064 DPair_with_ssub_0GetRawAllocationOrder 8065 }; 8066 8067 extern const TargetRegisterClass QPRRegClass = { 8068 &ARMMCRegisterClasses[QPRRegClassID], 8069 QPRSubClassMask, 8070 SuperRegIdxSeqs + 39, 8071 LaneBitmask(0x000000000000003C), 8072 0, 8073 false, 8074 0x00, /* TSFlags */ 8075 true, /* HasDisjunctSubRegs */ 8076 true, /* CoveredBySubRegs */ 8077 QPRSuperclasses, 8078 QPRGetRawAllocationOrder 8079 }; 8080 8081 extern const TargetRegisterClass DPair_with_ssub_2RegClass = { 8082 &ARMMCRegisterClasses[DPair_with_ssub_2RegClassID], 8083 DPair_with_ssub_2SubClassMask, 8084 SuperRegIdxSeqs + 77, 8085 LaneBitmask(0x000000000000003C), 8086 0, 8087 false, 8088 0x00, /* TSFlags */ 8089 true, /* HasDisjunctSubRegs */ 8090 true, /* CoveredBySubRegs */ 8091 DPair_with_ssub_2Superclasses, 8092 DPair_with_ssub_2GetRawAllocationOrder 8093 }; 8094 8095 extern const TargetRegisterClass DPair_with_dsub_0_in_DPR_8RegClass = { 8096 &ARMMCRegisterClasses[DPair_with_dsub_0_in_DPR_8RegClassID], 8097 DPair_with_dsub_0_in_DPR_8SubClassMask, 8098 SuperRegIdxSeqs + 77, 8099 LaneBitmask(0x000000000000003C), 8100 0, 8101 false, 8102 0x00, /* TSFlags */ 8103 true, /* HasDisjunctSubRegs */ 8104 true, /* CoveredBySubRegs */ 8105 DPair_with_dsub_0_in_DPR_8Superclasses, 8106 DPair_with_dsub_0_in_DPR_8GetRawAllocationOrder 8107 }; 8108 8109 extern const TargetRegisterClass MQPRRegClass = { 8110 &ARMMCRegisterClasses[MQPRRegClassID], 8111 MQPRSubClassMask, 8112 SuperRegIdxSeqs + 39, 8113 LaneBitmask(0x000000000000003C), 8114 0, 8115 false, 8116 0x00, /* TSFlags */ 8117 true, /* HasDisjunctSubRegs */ 8118 true, /* CoveredBySubRegs */ 8119 MQPRSuperclasses, 8120 nullptr 8121 }; 8122 8123 extern const TargetRegisterClass QPR_VFP2RegClass = { 8124 &ARMMCRegisterClasses[QPR_VFP2RegClassID], 8125 QPR_VFP2SubClassMask, 8126 SuperRegIdxSeqs + 39, 8127 LaneBitmask(0x000000000000003C), 8128 0, 8129 false, 8130 0x00, /* TSFlags */ 8131 true, /* HasDisjunctSubRegs */ 8132 true, /* CoveredBySubRegs */ 8133 QPR_VFP2Superclasses, 8134 nullptr 8135 }; 8136 8137 extern const TargetRegisterClass DPair_with_dsub_1_in_DPR_8RegClass = { 8138 &ARMMCRegisterClasses[DPair_with_dsub_1_in_DPR_8RegClassID], 8139 DPair_with_dsub_1_in_DPR_8SubClassMask, 8140 SuperRegIdxSeqs + 77, 8141 LaneBitmask(0x000000000000003C), 8142 0, 8143 false, 8144 0x00, /* TSFlags */ 8145 true, /* HasDisjunctSubRegs */ 8146 true, /* CoveredBySubRegs */ 8147 DPair_with_dsub_1_in_DPR_8Superclasses, 8148 DPair_with_dsub_1_in_DPR_8GetRawAllocationOrder 8149 }; 8150 8151 extern const TargetRegisterClass QPR_8RegClass = { 8152 &ARMMCRegisterClasses[QPR_8RegClassID], 8153 QPR_8SubClassMask, 8154 SuperRegIdxSeqs + 39, 8155 LaneBitmask(0x000000000000003C), 8156 0, 8157 false, 8158 0x00, /* TSFlags */ 8159 true, /* HasDisjunctSubRegs */ 8160 true, /* CoveredBySubRegs */ 8161 QPR_8Superclasses, 8162 nullptr 8163 }; 8164 8165 extern const TargetRegisterClass DTripleRegClass = { 8166 &ARMMCRegisterClasses[DTripleRegClassID], 8167 DTripleSubClassMask, 8168 SuperRegIdxSeqs + 70, 8169 LaneBitmask(0x00000000000000FC), 8170 0, 8171 false, 8172 0x00, /* TSFlags */ 8173 true, /* HasDisjunctSubRegs */ 8174 true, /* CoveredBySubRegs */ 8175 NullRegClasses, 8176 nullptr 8177 }; 8178 8179 extern const TargetRegisterClass DTripleSpcRegClass = { 8180 &ARMMCRegisterClasses[DTripleSpcRegClassID], 8181 DTripleSpcSubClassMask, 8182 SuperRegIdxSeqs + 45, 8183 LaneBitmask(0x0000000000000CCC), 8184 0, 8185 false, 8186 0x00, /* TSFlags */ 8187 true, /* HasDisjunctSubRegs */ 8188 true, /* CoveredBySubRegs */ 8189 NullRegClasses, 8190 nullptr 8191 }; 8192 8193 extern const TargetRegisterClass DTripleSpc_with_ssub_0RegClass = { 8194 &ARMMCRegisterClasses[DTripleSpc_with_ssub_0RegClassID], 8195 DTripleSpc_with_ssub_0SubClassMask, 8196 SuperRegIdxSeqs + 45, 8197 LaneBitmask(0x0000000000000CCC), 8198 0, 8199 false, 8200 0x00, /* TSFlags */ 8201 true, /* HasDisjunctSubRegs */ 8202 true, /* CoveredBySubRegs */ 8203 DTripleSpc_with_ssub_0Superclasses, 8204 nullptr 8205 }; 8206 8207 extern const TargetRegisterClass DTriple_with_ssub_0RegClass = { 8208 &ARMMCRegisterClasses[DTriple_with_ssub_0RegClassID], 8209 DTriple_with_ssub_0SubClassMask, 8210 SuperRegIdxSeqs + 70, 8211 LaneBitmask(0x00000000000000FC), 8212 0, 8213 false, 8214 0x00, /* TSFlags */ 8215 true, /* HasDisjunctSubRegs */ 8216 true, /* CoveredBySubRegs */ 8217 DTriple_with_ssub_0Superclasses, 8218 nullptr 8219 }; 8220 8221 extern const TargetRegisterClass DTriple_with_qsub_0_in_QPRRegClass = { 8222 &ARMMCRegisterClasses[DTriple_with_qsub_0_in_QPRRegClassID], 8223 DTriple_with_qsub_0_in_QPRSubClassMask, 8224 SuperRegIdxSeqs + 53, 8225 LaneBitmask(0x00000000000000FC), 8226 0, 8227 false, 8228 0x00, /* TSFlags */ 8229 true, /* HasDisjunctSubRegs */ 8230 true, /* CoveredBySubRegs */ 8231 DTriple_with_qsub_0_in_QPRSuperclasses, 8232 nullptr 8233 }; 8234 8235 extern const TargetRegisterClass DTriple_with_ssub_2RegClass = { 8236 &ARMMCRegisterClasses[DTriple_with_ssub_2RegClassID], 8237 DTriple_with_ssub_2SubClassMask, 8238 SuperRegIdxSeqs + 70, 8239 LaneBitmask(0x00000000000000FC), 8240 0, 8241 false, 8242 0x00, /* TSFlags */ 8243 true, /* HasDisjunctSubRegs */ 8244 true, /* CoveredBySubRegs */ 8245 DTriple_with_ssub_2Superclasses, 8246 nullptr 8247 }; 8248 8249 extern const TargetRegisterClass DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass = { 8250 &ARMMCRegisterClasses[DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClassID], 8251 DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSubClassMask, 8252 SuperRegIdxSeqs + 65, 8253 LaneBitmask(0x00000000000000FC), 8254 0, 8255 false, 8256 0x00, /* TSFlags */ 8257 true, /* HasDisjunctSubRegs */ 8258 true, /* CoveredBySubRegs */ 8259 DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSuperclasses, 8260 nullptr 8261 }; 8262 8263 extern const TargetRegisterClass DTripleSpc_with_ssub_4RegClass = { 8264 &ARMMCRegisterClasses[DTripleSpc_with_ssub_4RegClassID], 8265 DTripleSpc_with_ssub_4SubClassMask, 8266 SuperRegIdxSeqs + 45, 8267 LaneBitmask(0x0000000000000CCC), 8268 0, 8269 false, 8270 0x00, /* TSFlags */ 8271 true, /* HasDisjunctSubRegs */ 8272 true, /* CoveredBySubRegs */ 8273 DTripleSpc_with_ssub_4Superclasses, 8274 nullptr 8275 }; 8276 8277 extern const TargetRegisterClass DTriple_with_ssub_4RegClass = { 8278 &ARMMCRegisterClasses[DTriple_with_ssub_4RegClassID], 8279 DTriple_with_ssub_4SubClassMask, 8280 SuperRegIdxSeqs + 70, 8281 LaneBitmask(0x00000000000000FC), 8282 0, 8283 false, 8284 0x00, /* TSFlags */ 8285 true, /* HasDisjunctSubRegs */ 8286 true, /* CoveredBySubRegs */ 8287 DTriple_with_ssub_4Superclasses, 8288 nullptr 8289 }; 8290 8291 extern const TargetRegisterClass DTripleSpc_with_ssub_8RegClass = { 8292 &ARMMCRegisterClasses[DTripleSpc_with_ssub_8RegClassID], 8293 DTripleSpc_with_ssub_8SubClassMask, 8294 SuperRegIdxSeqs + 45, 8295 LaneBitmask(0x0000000000000CCC), 8296 0, 8297 false, 8298 0x00, /* TSFlags */ 8299 true, /* HasDisjunctSubRegs */ 8300 true, /* CoveredBySubRegs */ 8301 DTripleSpc_with_ssub_8Superclasses, 8302 nullptr 8303 }; 8304 8305 extern const TargetRegisterClass DTripleSpc_with_dsub_0_in_DPR_8RegClass = { 8306 &ARMMCRegisterClasses[DTripleSpc_with_dsub_0_in_DPR_8RegClassID], 8307 DTripleSpc_with_dsub_0_in_DPR_8SubClassMask, 8308 SuperRegIdxSeqs + 45, 8309 LaneBitmask(0x0000000000000CCC), 8310 0, 8311 false, 8312 0x00, /* TSFlags */ 8313 true, /* HasDisjunctSubRegs */ 8314 true, /* CoveredBySubRegs */ 8315 DTripleSpc_with_dsub_0_in_DPR_8Superclasses, 8316 nullptr 8317 }; 8318 8319 extern const TargetRegisterClass DTriple_with_dsub_0_in_DPR_8RegClass = { 8320 &ARMMCRegisterClasses[DTriple_with_dsub_0_in_DPR_8RegClassID], 8321 DTriple_with_dsub_0_in_DPR_8SubClassMask, 8322 SuperRegIdxSeqs + 70, 8323 LaneBitmask(0x00000000000000FC), 8324 0, 8325 false, 8326 0x00, /* TSFlags */ 8327 true, /* HasDisjunctSubRegs */ 8328 true, /* CoveredBySubRegs */ 8329 DTriple_with_dsub_0_in_DPR_8Superclasses, 8330 nullptr 8331 }; 8332 8333 extern const TargetRegisterClass DTriple_with_qsub_0_in_MQPRRegClass = { 8334 &ARMMCRegisterClasses[DTriple_with_qsub_0_in_MQPRRegClassID], 8335 DTriple_with_qsub_0_in_MQPRSubClassMask, 8336 SuperRegIdxSeqs + 53, 8337 LaneBitmask(0x00000000000000FC), 8338 0, 8339 false, 8340 0x00, /* TSFlags */ 8341 true, /* HasDisjunctSubRegs */ 8342 true, /* CoveredBySubRegs */ 8343 DTriple_with_qsub_0_in_MQPRSuperclasses, 8344 nullptr 8345 }; 8346 8347 extern const TargetRegisterClass DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass = { 8348 &ARMMCRegisterClasses[DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClassID], 8349 DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSubClassMask, 8350 SuperRegIdxSeqs + 65, 8351 LaneBitmask(0x00000000000000FC), 8352 0, 8353 false, 8354 0x00, /* TSFlags */ 8355 true, /* HasDisjunctSubRegs */ 8356 true, /* CoveredBySubRegs */ 8357 DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSuperclasses, 8358 nullptr 8359 }; 8360 8361 extern const TargetRegisterClass DTriple_with_dsub_1_in_DPR_8RegClass = { 8362 &ARMMCRegisterClasses[DTriple_with_dsub_1_in_DPR_8RegClassID], 8363 DTriple_with_dsub_1_in_DPR_8SubClassMask, 8364 SuperRegIdxSeqs + 70, 8365 LaneBitmask(0x00000000000000FC), 8366 0, 8367 false, 8368 0x00, /* TSFlags */ 8369 true, /* HasDisjunctSubRegs */ 8370 true, /* CoveredBySubRegs */ 8371 DTriple_with_dsub_1_in_DPR_8Superclasses, 8372 nullptr 8373 }; 8374 8375 extern const TargetRegisterClass DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass = { 8376 &ARMMCRegisterClasses[DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID], 8377 DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSubClassMask, 8378 SuperRegIdxSeqs + 65, 8379 LaneBitmask(0x00000000000000FC), 8380 0, 8381 false, 8382 0x00, /* TSFlags */ 8383 true, /* HasDisjunctSubRegs */ 8384 true, /* CoveredBySubRegs */ 8385 DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSuperclasses, 8386 nullptr 8387 }; 8388 8389 extern const TargetRegisterClass DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRRegClass = { 8390 &ARMMCRegisterClasses[DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRRegClassID], 8391 DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRSubClassMask, 8392 SuperRegIdxSeqs + 53, 8393 LaneBitmask(0x00000000000000FC), 8394 0, 8395 false, 8396 0x00, /* TSFlags */ 8397 true, /* HasDisjunctSubRegs */ 8398 true, /* CoveredBySubRegs */ 8399 DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRSuperclasses, 8400 nullptr 8401 }; 8402 8403 extern const TargetRegisterClass DTripleSpc_with_dsub_2_in_DPR_8RegClass = { 8404 &ARMMCRegisterClasses[DTripleSpc_with_dsub_2_in_DPR_8RegClassID], 8405 DTripleSpc_with_dsub_2_in_DPR_8SubClassMask, 8406 SuperRegIdxSeqs + 45, 8407 LaneBitmask(0x0000000000000CCC), 8408 0, 8409 false, 8410 0x00, /* TSFlags */ 8411 true, /* HasDisjunctSubRegs */ 8412 true, /* CoveredBySubRegs */ 8413 DTripleSpc_with_dsub_2_in_DPR_8Superclasses, 8414 nullptr 8415 }; 8416 8417 extern const TargetRegisterClass DTriple_with_dsub_2_in_DPR_8RegClass = { 8418 &ARMMCRegisterClasses[DTriple_with_dsub_2_in_DPR_8RegClassID], 8419 DTriple_with_dsub_2_in_DPR_8SubClassMask, 8420 SuperRegIdxSeqs + 70, 8421 LaneBitmask(0x00000000000000FC), 8422 0, 8423 false, 8424 0x00, /* TSFlags */ 8425 true, /* HasDisjunctSubRegs */ 8426 true, /* CoveredBySubRegs */ 8427 DTriple_with_dsub_2_in_DPR_8Superclasses, 8428 nullptr 8429 }; 8430 8431 extern const TargetRegisterClass DTripleSpc_with_dsub_4_in_DPR_8RegClass = { 8432 &ARMMCRegisterClasses[DTripleSpc_with_dsub_4_in_DPR_8RegClassID], 8433 DTripleSpc_with_dsub_4_in_DPR_8SubClassMask, 8434 SuperRegIdxSeqs + 45, 8435 LaneBitmask(0x0000000000000CCC), 8436 0, 8437 false, 8438 0x00, /* TSFlags */ 8439 true, /* HasDisjunctSubRegs */ 8440 true, /* CoveredBySubRegs */ 8441 DTripleSpc_with_dsub_4_in_DPR_8Superclasses, 8442 nullptr 8443 }; 8444 8445 extern const TargetRegisterClass DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass = { 8446 &ARMMCRegisterClasses[DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID], 8447 DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSubClassMask, 8448 SuperRegIdxSeqs + 65, 8449 LaneBitmask(0x00000000000000FC), 8450 0, 8451 false, 8452 0x00, /* TSFlags */ 8453 true, /* HasDisjunctSubRegs */ 8454 true, /* CoveredBySubRegs */ 8455 DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSuperclasses, 8456 nullptr 8457 }; 8458 8459 extern const TargetRegisterClass DTriple_with_qsub_0_in_QPR_8RegClass = { 8460 &ARMMCRegisterClasses[DTriple_with_qsub_0_in_QPR_8RegClassID], 8461 DTriple_with_qsub_0_in_QPR_8SubClassMask, 8462 SuperRegIdxSeqs + 53, 8463 LaneBitmask(0x00000000000000FC), 8464 0, 8465 false, 8466 0x00, /* TSFlags */ 8467 true, /* HasDisjunctSubRegs */ 8468 true, /* CoveredBySubRegs */ 8469 DTriple_with_qsub_0_in_QPR_8Superclasses, 8470 nullptr 8471 }; 8472 8473 extern const TargetRegisterClass DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRRegClass = { 8474 &ARMMCRegisterClasses[DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRRegClassID], 8475 DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRSubClassMask, 8476 SuperRegIdxSeqs + 53, 8477 LaneBitmask(0x00000000000000FC), 8478 0, 8479 false, 8480 0x00, /* TSFlags */ 8481 true, /* HasDisjunctSubRegs */ 8482 true, /* CoveredBySubRegs */ 8483 DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRSuperclasses, 8484 nullptr 8485 }; 8486 8487 extern const TargetRegisterClass DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClass = { 8488 &ARMMCRegisterClasses[DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClassID], 8489 DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8SubClassMask, 8490 SuperRegIdxSeqs + 65, 8491 LaneBitmask(0x00000000000000FC), 8492 0, 8493 false, 8494 0x00, /* TSFlags */ 8495 true, /* HasDisjunctSubRegs */ 8496 true, /* CoveredBySubRegs */ 8497 DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8Superclasses, 8498 nullptr 8499 }; 8500 8501 extern const TargetRegisterClass DQuadSpcRegClass = { 8502 &ARMMCRegisterClasses[DQuadSpcRegClassID], 8503 DQuadSpcSubClassMask, 8504 SuperRegIdxSeqs + 45, 8505 LaneBitmask(0x0000000000000CCC), 8506 0, 8507 false, 8508 0x00, /* TSFlags */ 8509 true, /* HasDisjunctSubRegs */ 8510 true, /* CoveredBySubRegs */ 8511 DQuadSpcSuperclasses, 8512 nullptr 8513 }; 8514 8515 extern const TargetRegisterClass DQuadSpc_with_ssub_0RegClass = { 8516 &ARMMCRegisterClasses[DQuadSpc_with_ssub_0RegClassID], 8517 DQuadSpc_with_ssub_0SubClassMask, 8518 SuperRegIdxSeqs + 45, 8519 LaneBitmask(0x0000000000000CCC), 8520 0, 8521 false, 8522 0x00, /* TSFlags */ 8523 true, /* HasDisjunctSubRegs */ 8524 true, /* CoveredBySubRegs */ 8525 DQuadSpc_with_ssub_0Superclasses, 8526 nullptr 8527 }; 8528 8529 extern const TargetRegisterClass DQuadSpc_with_ssub_4RegClass = { 8530 &ARMMCRegisterClasses[DQuadSpc_with_ssub_4RegClassID], 8531 DQuadSpc_with_ssub_4SubClassMask, 8532 SuperRegIdxSeqs + 45, 8533 LaneBitmask(0x0000000000000CCC), 8534 0, 8535 false, 8536 0x00, /* TSFlags */ 8537 true, /* HasDisjunctSubRegs */ 8538 true, /* CoveredBySubRegs */ 8539 DQuadSpc_with_ssub_4Superclasses, 8540 nullptr 8541 }; 8542 8543 extern const TargetRegisterClass DQuadSpc_with_ssub_8RegClass = { 8544 &ARMMCRegisterClasses[DQuadSpc_with_ssub_8RegClassID], 8545 DQuadSpc_with_ssub_8SubClassMask, 8546 SuperRegIdxSeqs + 45, 8547 LaneBitmask(0x0000000000000CCC), 8548 0, 8549 false, 8550 0x00, /* TSFlags */ 8551 true, /* HasDisjunctSubRegs */ 8552 true, /* CoveredBySubRegs */ 8553 DQuadSpc_with_ssub_8Superclasses, 8554 nullptr 8555 }; 8556 8557 extern const TargetRegisterClass DQuadSpc_with_dsub_0_in_DPR_8RegClass = { 8558 &ARMMCRegisterClasses[DQuadSpc_with_dsub_0_in_DPR_8RegClassID], 8559 DQuadSpc_with_dsub_0_in_DPR_8SubClassMask, 8560 SuperRegIdxSeqs + 45, 8561 LaneBitmask(0x0000000000000CCC), 8562 0, 8563 false, 8564 0x00, /* TSFlags */ 8565 true, /* HasDisjunctSubRegs */ 8566 true, /* CoveredBySubRegs */ 8567 DQuadSpc_with_dsub_0_in_DPR_8Superclasses, 8568 nullptr 8569 }; 8570 8571 extern const TargetRegisterClass DQuadSpc_with_dsub_2_in_DPR_8RegClass = { 8572 &ARMMCRegisterClasses[DQuadSpc_with_dsub_2_in_DPR_8RegClassID], 8573 DQuadSpc_with_dsub_2_in_DPR_8SubClassMask, 8574 SuperRegIdxSeqs + 45, 8575 LaneBitmask(0x0000000000000CCC), 8576 0, 8577 false, 8578 0x00, /* TSFlags */ 8579 true, /* HasDisjunctSubRegs */ 8580 true, /* CoveredBySubRegs */ 8581 DQuadSpc_with_dsub_2_in_DPR_8Superclasses, 8582 nullptr 8583 }; 8584 8585 extern const TargetRegisterClass DQuadSpc_with_dsub_4_in_DPR_8RegClass = { 8586 &ARMMCRegisterClasses[DQuadSpc_with_dsub_4_in_DPR_8RegClassID], 8587 DQuadSpc_with_dsub_4_in_DPR_8SubClassMask, 8588 SuperRegIdxSeqs + 45, 8589 LaneBitmask(0x0000000000000CCC), 8590 0, 8591 false, 8592 0x00, /* TSFlags */ 8593 true, /* HasDisjunctSubRegs */ 8594 true, /* CoveredBySubRegs */ 8595 DQuadSpc_with_dsub_4_in_DPR_8Superclasses, 8596 nullptr 8597 }; 8598 8599 extern const TargetRegisterClass DQuadRegClass = { 8600 &ARMMCRegisterClasses[DQuadRegClassID], 8601 DQuadSubClassMask, 8602 SuperRegIdxSeqs + 89, 8603 LaneBitmask(0x00000000000003FC), 8604 0, 8605 false, 8606 0x00, /* TSFlags */ 8607 true, /* HasDisjunctSubRegs */ 8608 true, /* CoveredBySubRegs */ 8609 NullRegClasses, 8610 nullptr 8611 }; 8612 8613 extern const TargetRegisterClass DQuad_with_ssub_0RegClass = { 8614 &ARMMCRegisterClasses[DQuad_with_ssub_0RegClassID], 8615 DQuad_with_ssub_0SubClassMask, 8616 SuperRegIdxSeqs + 89, 8617 LaneBitmask(0x00000000000003FC), 8618 0, 8619 false, 8620 0x00, /* TSFlags */ 8621 true, /* HasDisjunctSubRegs */ 8622 true, /* CoveredBySubRegs */ 8623 DQuad_with_ssub_0Superclasses, 8624 nullptr 8625 }; 8626 8627 extern const TargetRegisterClass DQuad_with_ssub_2RegClass = { 8628 &ARMMCRegisterClasses[DQuad_with_ssub_2RegClassID], 8629 DQuad_with_ssub_2SubClassMask, 8630 SuperRegIdxSeqs + 89, 8631 LaneBitmask(0x00000000000003FC), 8632 0, 8633 false, 8634 0x00, /* TSFlags */ 8635 true, /* HasDisjunctSubRegs */ 8636 true, /* CoveredBySubRegs */ 8637 DQuad_with_ssub_2Superclasses, 8638 nullptr 8639 }; 8640 8641 extern const TargetRegisterClass QQPRRegClass = { 8642 &ARMMCRegisterClasses[QQPRRegClassID], 8643 QQPRSubClassMask, 8644 SuperRegIdxSeqs + 85, 8645 LaneBitmask(0x00000000000003FC), 8646 0, 8647 false, 8648 0x00, /* TSFlags */ 8649 true, /* HasDisjunctSubRegs */ 8650 true, /* CoveredBySubRegs */ 8651 QQPRSuperclasses, 8652 QQPRGetRawAllocationOrder 8653 }; 8654 8655 extern const TargetRegisterClass DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass = { 8656 &ARMMCRegisterClasses[DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClassID], 8657 DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSubClassMask, 8658 SuperRegIdxSeqs + 50, 8659 LaneBitmask(0x00000000000003FC), 8660 0, 8661 false, 8662 0x00, /* TSFlags */ 8663 true, /* HasDisjunctSubRegs */ 8664 true, /* CoveredBySubRegs */ 8665 DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSuperclasses, 8666 nullptr 8667 }; 8668 8669 extern const TargetRegisterClass DQuad_with_ssub_4RegClass = { 8670 &ARMMCRegisterClasses[DQuad_with_ssub_4RegClassID], 8671 DQuad_with_ssub_4SubClassMask, 8672 SuperRegIdxSeqs + 89, 8673 LaneBitmask(0x00000000000003FC), 8674 0, 8675 false, 8676 0x00, /* TSFlags */ 8677 true, /* HasDisjunctSubRegs */ 8678 true, /* CoveredBySubRegs */ 8679 DQuad_with_ssub_4Superclasses, 8680 nullptr 8681 }; 8682 8683 extern const TargetRegisterClass DQuad_with_ssub_6RegClass = { 8684 &ARMMCRegisterClasses[DQuad_with_ssub_6RegClassID], 8685 DQuad_with_ssub_6SubClassMask, 8686 SuperRegIdxSeqs + 89, 8687 LaneBitmask(0x00000000000003FC), 8688 0, 8689 false, 8690 0x00, /* TSFlags */ 8691 true, /* HasDisjunctSubRegs */ 8692 true, /* CoveredBySubRegs */ 8693 DQuad_with_ssub_6Superclasses, 8694 nullptr 8695 }; 8696 8697 extern const TargetRegisterClass DQuad_with_dsub_0_in_DPR_8RegClass = { 8698 &ARMMCRegisterClasses[DQuad_with_dsub_0_in_DPR_8RegClassID], 8699 DQuad_with_dsub_0_in_DPR_8SubClassMask, 8700 SuperRegIdxSeqs + 89, 8701 LaneBitmask(0x00000000000003FC), 8702 0, 8703 false, 8704 0x00, /* TSFlags */ 8705 true, /* HasDisjunctSubRegs */ 8706 true, /* CoveredBySubRegs */ 8707 DQuad_with_dsub_0_in_DPR_8Superclasses, 8708 nullptr 8709 }; 8710 8711 extern const TargetRegisterClass DQuad_with_qsub_0_in_MQPRRegClass = { 8712 &ARMMCRegisterClasses[DQuad_with_qsub_0_in_MQPRRegClassID], 8713 DQuad_with_qsub_0_in_MQPRSubClassMask, 8714 SuperRegIdxSeqs + 85, 8715 LaneBitmask(0x00000000000003FC), 8716 0, 8717 false, 8718 0x00, /* TSFlags */ 8719 true, /* HasDisjunctSubRegs */ 8720 true, /* CoveredBySubRegs */ 8721 DQuad_with_qsub_0_in_MQPRSuperclasses, 8722 DQuad_with_qsub_0_in_MQPRGetRawAllocationOrder 8723 }; 8724 8725 extern const TargetRegisterClass DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass = { 8726 &ARMMCRegisterClasses[DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClassID], 8727 DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSubClassMask, 8728 SuperRegIdxSeqs + 50, 8729 LaneBitmask(0x00000000000003FC), 8730 0, 8731 false, 8732 0x00, /* TSFlags */ 8733 true, /* HasDisjunctSubRegs */ 8734 true, /* CoveredBySubRegs */ 8735 DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRSuperclasses, 8736 nullptr 8737 }; 8738 8739 extern const TargetRegisterClass DQuad_with_dsub_1_in_DPR_8RegClass = { 8740 &ARMMCRegisterClasses[DQuad_with_dsub_1_in_DPR_8RegClassID], 8741 DQuad_with_dsub_1_in_DPR_8SubClassMask, 8742 SuperRegIdxSeqs + 89, 8743 LaneBitmask(0x00000000000003FC), 8744 0, 8745 false, 8746 0x00, /* TSFlags */ 8747 true, /* HasDisjunctSubRegs */ 8748 true, /* CoveredBySubRegs */ 8749 DQuad_with_dsub_1_in_DPR_8Superclasses, 8750 nullptr 8751 }; 8752 8753 extern const TargetRegisterClass DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass = { 8754 &ARMMCRegisterClasses[DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID], 8755 DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSubClassMask, 8756 SuperRegIdxSeqs + 50, 8757 LaneBitmask(0x00000000000003FC), 8758 0, 8759 false, 8760 0x00, /* TSFlags */ 8761 true, /* HasDisjunctSubRegs */ 8762 true, /* CoveredBySubRegs */ 8763 DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSuperclasses, 8764 nullptr 8765 }; 8766 8767 extern const TargetRegisterClass MQQPRRegClass = { 8768 &ARMMCRegisterClasses[MQQPRRegClassID], 8769 MQQPRSubClassMask, 8770 SuperRegIdxSeqs + 85, 8771 LaneBitmask(0x00000000000003FC), 8772 0, 8773 false, 8774 0x00, /* TSFlags */ 8775 true, /* HasDisjunctSubRegs */ 8776 true, /* CoveredBySubRegs */ 8777 MQQPRSuperclasses, 8778 nullptr 8779 }; 8780 8781 extern const TargetRegisterClass DQuad_with_dsub_2_in_DPR_8RegClass = { 8782 &ARMMCRegisterClasses[DQuad_with_dsub_2_in_DPR_8RegClassID], 8783 DQuad_with_dsub_2_in_DPR_8SubClassMask, 8784 SuperRegIdxSeqs + 89, 8785 LaneBitmask(0x00000000000003FC), 8786 0, 8787 false, 8788 0x00, /* TSFlags */ 8789 true, /* HasDisjunctSubRegs */ 8790 true, /* CoveredBySubRegs */ 8791 DQuad_with_dsub_2_in_DPR_8Superclasses, 8792 nullptr 8793 }; 8794 8795 extern const TargetRegisterClass DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass = { 8796 &ARMMCRegisterClasses[DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID], 8797 DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSubClassMask, 8798 SuperRegIdxSeqs + 50, 8799 LaneBitmask(0x00000000000003FC), 8800 0, 8801 false, 8802 0x00, /* TSFlags */ 8803 true, /* HasDisjunctSubRegs */ 8804 true, /* CoveredBySubRegs */ 8805 DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSuperclasses, 8806 nullptr 8807 }; 8808 8809 extern const TargetRegisterClass DQuad_with_dsub_3_in_DPR_8RegClass = { 8810 &ARMMCRegisterClasses[DQuad_with_dsub_3_in_DPR_8RegClassID], 8811 DQuad_with_dsub_3_in_DPR_8SubClassMask, 8812 SuperRegIdxSeqs + 89, 8813 LaneBitmask(0x00000000000003FC), 8814 0, 8815 false, 8816 0x00, /* TSFlags */ 8817 true, /* HasDisjunctSubRegs */ 8818 true, /* CoveredBySubRegs */ 8819 DQuad_with_dsub_3_in_DPR_8Superclasses, 8820 nullptr 8821 }; 8822 8823 extern const TargetRegisterClass DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass = { 8824 &ARMMCRegisterClasses[DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID], 8825 DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSubClassMask, 8826 SuperRegIdxSeqs + 50, 8827 LaneBitmask(0x00000000000003FC), 8828 0, 8829 false, 8830 0x00, /* TSFlags */ 8831 true, /* HasDisjunctSubRegs */ 8832 true, /* CoveredBySubRegs */ 8833 DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSuperclasses, 8834 nullptr 8835 }; 8836 8837 extern const TargetRegisterClass DQuad_with_qsub_0_in_QPR_8RegClass = { 8838 &ARMMCRegisterClasses[DQuad_with_qsub_0_in_QPR_8RegClassID], 8839 DQuad_with_qsub_0_in_QPR_8SubClassMask, 8840 SuperRegIdxSeqs + 85, 8841 LaneBitmask(0x00000000000003FC), 8842 0, 8843 false, 8844 0x00, /* TSFlags */ 8845 true, /* HasDisjunctSubRegs */ 8846 true, /* CoveredBySubRegs */ 8847 DQuad_with_qsub_0_in_QPR_8Superclasses, 8848 nullptr 8849 }; 8850 8851 extern const TargetRegisterClass DQuad_with_qsub_1_in_QPR_8RegClass = { 8852 &ARMMCRegisterClasses[DQuad_with_qsub_1_in_QPR_8RegClassID], 8853 DQuad_with_qsub_1_in_QPR_8SubClassMask, 8854 SuperRegIdxSeqs + 85, 8855 LaneBitmask(0x00000000000003FC), 8856 0, 8857 false, 8858 0x00, /* TSFlags */ 8859 true, /* HasDisjunctSubRegs */ 8860 true, /* CoveredBySubRegs */ 8861 DQuad_with_qsub_1_in_QPR_8Superclasses, 8862 nullptr 8863 }; 8864 8865 extern const TargetRegisterClass DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClass = { 8866 &ARMMCRegisterClasses[DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClassID], 8867 DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8SubClassMask, 8868 SuperRegIdxSeqs + 50, 8869 LaneBitmask(0x00000000000003FC), 8870 0, 8871 false, 8872 0x00, /* TSFlags */ 8873 true, /* HasDisjunctSubRegs */ 8874 true, /* CoveredBySubRegs */ 8875 DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8Superclasses, 8876 nullptr 8877 }; 8878 8879 extern const TargetRegisterClass DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass = { 8880 &ARMMCRegisterClasses[DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClassID], 8881 DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSubClassMask, 8882 SuperRegIdxSeqs + 50, 8883 LaneBitmask(0x00000000000003FC), 8884 0, 8885 false, 8886 0x00, /* TSFlags */ 8887 true, /* HasDisjunctSubRegs */ 8888 true, /* CoveredBySubRegs */ 8889 DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRSuperclasses, 8890 nullptr 8891 }; 8892 8893 extern const TargetRegisterClass QQQQPRRegClass = { 8894 &ARMMCRegisterClasses[QQQQPRRegClassID], 8895 QQQQPRSubClassMask, 8896 SuperRegIdxSeqs + 8, 8897 LaneBitmask(0x000000000003FFFC), 8898 0, 8899 false, 8900 0x00, /* TSFlags */ 8901 true, /* HasDisjunctSubRegs */ 8902 true, /* CoveredBySubRegs */ 8903 NullRegClasses, 8904 QQQQPRGetRawAllocationOrder 8905 }; 8906 8907 extern const TargetRegisterClass QQQQPR_with_ssub_0RegClass = { 8908 &ARMMCRegisterClasses[QQQQPR_with_ssub_0RegClassID], 8909 QQQQPR_with_ssub_0SubClassMask, 8910 SuperRegIdxSeqs + 8, 8911 LaneBitmask(0x000000000003FFFC), 8912 0, 8913 false, 8914 0x00, /* TSFlags */ 8915 true, /* HasDisjunctSubRegs */ 8916 true, /* CoveredBySubRegs */ 8917 QQQQPR_with_ssub_0Superclasses, 8918 QQQQPR_with_ssub_0GetRawAllocationOrder 8919 }; 8920 8921 extern const TargetRegisterClass QQQQPR_with_ssub_4RegClass = { 8922 &ARMMCRegisterClasses[QQQQPR_with_ssub_4RegClassID], 8923 QQQQPR_with_ssub_4SubClassMask, 8924 SuperRegIdxSeqs + 8, 8925 LaneBitmask(0x000000000003FFFC), 8926 0, 8927 false, 8928 0x00, /* TSFlags */ 8929 true, /* HasDisjunctSubRegs */ 8930 true, /* CoveredBySubRegs */ 8931 QQQQPR_with_ssub_4Superclasses, 8932 QQQQPR_with_ssub_4GetRawAllocationOrder 8933 }; 8934 8935 extern const TargetRegisterClass QQQQPR_with_ssub_8RegClass = { 8936 &ARMMCRegisterClasses[QQQQPR_with_ssub_8RegClassID], 8937 QQQQPR_with_ssub_8SubClassMask, 8938 SuperRegIdxSeqs + 8, 8939 LaneBitmask(0x000000000003FFFC), 8940 0, 8941 false, 8942 0x00, /* TSFlags */ 8943 true, /* HasDisjunctSubRegs */ 8944 true, /* CoveredBySubRegs */ 8945 QQQQPR_with_ssub_8Superclasses, 8946 QQQQPR_with_ssub_8GetRawAllocationOrder 8947 }; 8948 8949 extern const TargetRegisterClass MQQQQPRRegClass = { 8950 &ARMMCRegisterClasses[MQQQQPRRegClassID], 8951 MQQQQPRSubClassMask, 8952 SuperRegIdxSeqs + 8, 8953 LaneBitmask(0x000000000003FFFC), 8954 0, 8955 false, 8956 0x00, /* TSFlags */ 8957 true, /* HasDisjunctSubRegs */ 8958 true, /* CoveredBySubRegs */ 8959 MQQQQPRSuperclasses, 8960 nullptr 8961 }; 8962 8963 extern const TargetRegisterClass MQQQQPR_with_dsub_0_in_DPR_8RegClass = { 8964 &ARMMCRegisterClasses[MQQQQPR_with_dsub_0_in_DPR_8RegClassID], 8965 MQQQQPR_with_dsub_0_in_DPR_8SubClassMask, 8966 SuperRegIdxSeqs + 8, 8967 LaneBitmask(0x000000000003FFFC), 8968 0, 8969 false, 8970 0x00, /* TSFlags */ 8971 true, /* HasDisjunctSubRegs */ 8972 true, /* CoveredBySubRegs */ 8973 MQQQQPR_with_dsub_0_in_DPR_8Superclasses, 8974 nullptr 8975 }; 8976 8977 extern const TargetRegisterClass MQQQQPR_with_dsub_2_in_DPR_8RegClass = { 8978 &ARMMCRegisterClasses[MQQQQPR_with_dsub_2_in_DPR_8RegClassID], 8979 MQQQQPR_with_dsub_2_in_DPR_8SubClassMask, 8980 SuperRegIdxSeqs + 8, 8981 LaneBitmask(0x000000000003FFFC), 8982 0, 8983 false, 8984 0x00, /* TSFlags */ 8985 true, /* HasDisjunctSubRegs */ 8986 true, /* CoveredBySubRegs */ 8987 MQQQQPR_with_dsub_2_in_DPR_8Superclasses, 8988 nullptr 8989 }; 8990 8991 extern const TargetRegisterClass MQQQQPR_with_dsub_4_in_DPR_8RegClass = { 8992 &ARMMCRegisterClasses[MQQQQPR_with_dsub_4_in_DPR_8RegClassID], 8993 MQQQQPR_with_dsub_4_in_DPR_8SubClassMask, 8994 SuperRegIdxSeqs + 8, 8995 LaneBitmask(0x000000000003FFFC), 8996 0, 8997 false, 8998 0x00, /* TSFlags */ 8999 true, /* HasDisjunctSubRegs */ 9000 true, /* CoveredBySubRegs */ 9001 MQQQQPR_with_dsub_4_in_DPR_8Superclasses, 9002 nullptr 9003 }; 9004 9005 extern const TargetRegisterClass MQQQQPR_with_dsub_6_in_DPR_8RegClass = { 9006 &ARMMCRegisterClasses[MQQQQPR_with_dsub_6_in_DPR_8RegClassID], 9007 MQQQQPR_with_dsub_6_in_DPR_8SubClassMask, 9008 SuperRegIdxSeqs + 8, 9009 LaneBitmask(0x000000000003FFFC), 9010 0, 9011 false, 9012 0x00, /* TSFlags */ 9013 true, /* HasDisjunctSubRegs */ 9014 true, /* CoveredBySubRegs */ 9015 MQQQQPR_with_dsub_6_in_DPR_8Superclasses, 9016 nullptr 9017 }; 9018 9019} // end namespace ARM 9020 9021namespace { 9022 const TargetRegisterClass *const RegisterClasses[] = { 9023 &ARM::HPRRegClass, 9024 &ARM::FPWithVPRRegClass, 9025 &ARM::SPRRegClass, 9026 &ARM::FPWithVPR_with_ssub_0RegClass, 9027 &ARM::GPRRegClass, 9028 &ARM::GPRwithAPSRRegClass, 9029 &ARM::GPRwithZRRegClass, 9030 &ARM::SPR_8RegClass, 9031 &ARM::GPRnopcRegClass, 9032 &ARM::GPRnospRegClass, 9033 &ARM::GPRwithAPSR_NZCVnospRegClass, 9034 &ARM::GPRwithAPSRnospRegClass, 9035 &ARM::GPRwithZRnospRegClass, 9036 &ARM::GPRnoipRegClass, 9037 &ARM::rGPRRegClass, 9038 &ARM::GPRnoip_and_GPRnopcRegClass, 9039 &ARM::GPRnoip_and_GPRnospRegClass, 9040 &ARM::GPRnoip_and_GPRwithAPSR_NZCVnospRegClass, 9041 &ARM::tGPRwithpcRegClass, 9042 &ARM::FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8RegClass, 9043 &ARM::hGPRRegClass, 9044 &ARM::tGPRRegClass, 9045 &ARM::tGPREvenRegClass, 9046 &ARM::GPRnopc_and_hGPRRegClass, 9047 &ARM::GPRnosp_and_hGPRRegClass, 9048 &ARM::GPRnoip_and_hGPRRegClass, 9049 &ARM::GPRnoip_and_tGPREvenRegClass, 9050 &ARM::GPRnosp_and_GPRnopc_and_hGPRRegClass, 9051 &ARM::tGPROddRegClass, 9052 &ARM::GPRnopc_and_GPRnoip_and_hGPRRegClass, 9053 &ARM::GPRnosp_and_GPRnoip_and_hGPRRegClass, 9054 &ARM::tcGPRRegClass, 9055 &ARM::GPRnoip_and_tcGPRRegClass, 9056 &ARM::GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPRRegClass, 9057 &ARM::hGPR_and_tGPREvenRegClass, 9058 &ARM::tGPR_and_tGPREvenRegClass, 9059 &ARM::tGPR_and_tGPROddRegClass, 9060 &ARM::tGPREven_and_tcGPRRegClass, 9061 &ARM::hGPR_and_GPRnoip_and_tGPREvenRegClass, 9062 &ARM::hGPR_and_tGPROddRegClass, 9063 &ARM::tGPREven_and_GPRnoip_and_tcGPRRegClass, 9064 &ARM::tGPROdd_and_tcGPRRegClass, 9065 &ARM::CCRRegClass, 9066 &ARM::FPCXTRegsRegClass, 9067 &ARM::GPRlrRegClass, 9068 &ARM::GPRspRegClass, 9069 &ARM::VCCRRegClass, 9070 &ARM::cl_FPSCR_NZCVRegClass, 9071 &ARM::hGPR_and_tGPRwithpcRegClass, 9072 &ARM::hGPR_and_tcGPRRegClass, 9073 &ARM::DPRRegClass, 9074 &ARM::DPR_VFP2RegClass, 9075 &ARM::DPR_8RegClass, 9076 &ARM::GPRPairRegClass, 9077 &ARM::GPRPairnospRegClass, 9078 &ARM::GPRPair_with_gsub_0_in_tGPRRegClass, 9079 &ARM::GPRPair_with_gsub_0_in_hGPRRegClass, 9080 &ARM::GPRPair_with_gsub_0_in_tcGPRRegClass, 9081 &ARM::GPRPair_with_gsub_1_in_tcGPRRegClass, 9082 &ARM::GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPRRegClass, 9083 &ARM::GPRPair_with_gsub_1_in_GPRspRegClass, 9084 &ARM::DPairSpcRegClass, 9085 &ARM::DPairSpc_with_ssub_0RegClass, 9086 &ARM::DPairSpc_with_ssub_4RegClass, 9087 &ARM::DPairSpc_with_dsub_0_in_DPR_8RegClass, 9088 &ARM::DPairSpc_with_dsub_2_in_DPR_8RegClass, 9089 &ARM::DPairRegClass, 9090 &ARM::DPair_with_ssub_0RegClass, 9091 &ARM::QPRRegClass, 9092 &ARM::DPair_with_ssub_2RegClass, 9093 &ARM::DPair_with_dsub_0_in_DPR_8RegClass, 9094 &ARM::MQPRRegClass, 9095 &ARM::QPR_VFP2RegClass, 9096 &ARM::DPair_with_dsub_1_in_DPR_8RegClass, 9097 &ARM::QPR_8RegClass, 9098 &ARM::DTripleRegClass, 9099 &ARM::DTripleSpcRegClass, 9100 &ARM::DTripleSpc_with_ssub_0RegClass, 9101 &ARM::DTriple_with_ssub_0RegClass, 9102 &ARM::DTriple_with_qsub_0_in_QPRRegClass, 9103 &ARM::DTriple_with_ssub_2RegClass, 9104 &ARM::DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 9105 &ARM::DTripleSpc_with_ssub_4RegClass, 9106 &ARM::DTriple_with_ssub_4RegClass, 9107 &ARM::DTripleSpc_with_ssub_8RegClass, 9108 &ARM::DTripleSpc_with_dsub_0_in_DPR_8RegClass, 9109 &ARM::DTriple_with_dsub_0_in_DPR_8RegClass, 9110 &ARM::DTriple_with_qsub_0_in_MQPRRegClass, 9111 &ARM::DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 9112 &ARM::DTriple_with_dsub_1_in_DPR_8RegClass, 9113 &ARM::DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 9114 &ARM::DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPRRegClass, 9115 &ARM::DTripleSpc_with_dsub_2_in_DPR_8RegClass, 9116 &ARM::DTriple_with_dsub_2_in_DPR_8RegClass, 9117 &ARM::DTripleSpc_with_dsub_4_in_DPR_8RegClass, 9118 &ARM::DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 9119 &ARM::DTriple_with_qsub_0_in_QPR_8RegClass, 9120 &ARM::DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPRRegClass, 9121 &ARM::DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClass, 9122 &ARM::DQuadSpcRegClass, 9123 &ARM::DQuadSpc_with_ssub_0RegClass, 9124 &ARM::DQuadSpc_with_ssub_4RegClass, 9125 &ARM::DQuadSpc_with_ssub_8RegClass, 9126 &ARM::DQuadSpc_with_dsub_0_in_DPR_8RegClass, 9127 &ARM::DQuadSpc_with_dsub_2_in_DPR_8RegClass, 9128 &ARM::DQuadSpc_with_dsub_4_in_DPR_8RegClass, 9129 &ARM::DQuadRegClass, 9130 &ARM::DQuad_with_ssub_0RegClass, 9131 &ARM::DQuad_with_ssub_2RegClass, 9132 &ARM::QQPRRegClass, 9133 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 9134 &ARM::DQuad_with_ssub_4RegClass, 9135 &ARM::DQuad_with_ssub_6RegClass, 9136 &ARM::DQuad_with_dsub_0_in_DPR_8RegClass, 9137 &ARM::DQuad_with_qsub_0_in_MQPRRegClass, 9138 &ARM::DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPRRegClass, 9139 &ARM::DQuad_with_dsub_1_in_DPR_8RegClass, 9140 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 9141 &ARM::MQQPRRegClass, 9142 &ARM::DQuad_with_dsub_2_in_DPR_8RegClass, 9143 &ARM::DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 9144 &ARM::DQuad_with_dsub_3_in_DPR_8RegClass, 9145 &ARM::DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 9146 &ARM::DQuad_with_qsub_0_in_QPR_8RegClass, 9147 &ARM::DQuad_with_qsub_1_in_QPR_8RegClass, 9148 &ARM::DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8RegClass, 9149 &ARM::DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPRRegClass, 9150 &ARM::QQQQPRRegClass, 9151 &ARM::QQQQPR_with_ssub_0RegClass, 9152 &ARM::QQQQPR_with_ssub_4RegClass, 9153 &ARM::QQQQPR_with_ssub_8RegClass, 9154 &ARM::MQQQQPRRegClass, 9155 &ARM::MQQQQPR_with_dsub_0_in_DPR_8RegClass, 9156 &ARM::MQQQQPR_with_dsub_2_in_DPR_8RegClass, 9157 &ARM::MQQQQPR_with_dsub_4_in_DPR_8RegClass, 9158 &ARM::MQQQQPR_with_dsub_6_in_DPR_8RegClass, 9159 }; 9160} // end anonymous namespace 9161 9162static const uint8_t CostPerUseTable[] = { 91630, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, }; 9164 9165 9166static const bool InAllocatableClassTable[] = { 9167false, false, true, false, true, false, false, false, false, true, false, false, false, true, true, false, true, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, }; 9168 9169 9170static const TargetRegisterInfoDesc ARMRegInfoDesc = { // Extra Descriptors 9171CostPerUseTable, 1, InAllocatableClassTable}; 9172 9173unsigned ARMGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const { 9174 static const uint8_t RowMap[56] = { 9175 0, 1, 2, 3, 4, 5, 6, 7, 0, 0, 0, 4, 0, 2, 4, 6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1, 2, 2, 2, 3, 3, 3, 3, 3, 4, 4, 5, 5, 5, 2, 9176 }; 9177 static const uint8_t Rows[8][56] = { 9178 { ARM::dsub_0, ARM::dsub_1, ARM::dsub_2, ARM::dsub_3, ARM::dsub_4, 0, ARM::dsub_6, 0, 0, 0, 0, 0, ARM::qsub_0, ARM::qsub_1, 0, 0, ARM::ssub_0, ARM::ssub_1, ARM::ssub_2, ARM::ssub_3, ARM::ssub_4, ARM::ssub_5, ARM::ssub_6, ARM::ssub_7, ARM::ssub_8, ARM::ssub_9, 0, 0, ARM::ssub_12, ARM::ssub_13, 0, 0, ARM::ssub_0_ssub_1_ssub_4_ssub_5, ARM::ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5, ARM::ssub_2_ssub_3_ssub_6_ssub_7, ARM::ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7, ARM::ssub_2_ssub_3_ssub_4_ssub_5, ARM::ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9, 0, 0, 0, 0, ARM::ssub_4_ssub_5_ssub_8_ssub_9, 0, ARM::ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13, 0, 0, 0, 0, 0, ARM::ssub_8_ssub_9_ssub_12_ssub_13, 0, 0, 0, 0, 0, }, 9179 { ARM::dsub_1, ARM::dsub_2, ARM::dsub_3, ARM::dsub_4, ARM::dsub_5, 0, ARM::dsub_7, 0, 0, 0, 0, 0, ARM::ssub_2_ssub_3_ssub_4_ssub_5, ARM::ssub_6_ssub_7_ssub_8_ssub_9, 0, 0, ARM::ssub_2, ARM::ssub_3, ARM::ssub_4, ARM::ssub_5, ARM::ssub_6, ARM::ssub_7, ARM::ssub_8, ARM::ssub_9, ARM::ssub_10, ARM::ssub_11, 0, 0, ARM::ssub_14, ARM::ssub_15, 0, 0, ARM::ssub_2_ssub_3_ssub_6_ssub_7, ARM::ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7, ARM::ssub_4_ssub_5_ssub_8_ssub_9, ARM::ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9, ARM::qsub_1, ARM::ssub_2_ssub_3_ssub_6_ssub_7_dsub_5, 0, 0, 0, 0, ARM::ssub_6_ssub_7_dsub_5, 0, ARM::ssub_6_ssub_7_dsub_5_dsub_7, 0, 0, 0, 0, 0, ARM::dsub_5_dsub_7, 0, 0, 0, 0, 0, }, 9180 { ARM::dsub_2, ARM::dsub_3, ARM::dsub_4, ARM::dsub_5, ARM::dsub_6, 0, 0, 0, 0, 0, 0, 0, ARM::qsub_1, ARM::qsub_2, 0, 0, ARM::ssub_4, ARM::ssub_5, ARM::ssub_6, ARM::ssub_7, ARM::ssub_8, ARM::ssub_9, ARM::ssub_10, ARM::ssub_11, ARM::ssub_12, ARM::ssub_13, 0, 0, 0, 0, 0, 0, ARM::ssub_4_ssub_5_ssub_8_ssub_9, ARM::ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9, ARM::ssub_6_ssub_7_dsub_5, ARM::ssub_6_ssub_7_ssub_8_ssub_9_dsub_5, ARM::ssub_6_ssub_7_ssub_8_ssub_9, 0, 0, 0, 0, 0, ARM::ssub_8_ssub_9_ssub_12_ssub_13, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, }, 9181 { ARM::dsub_3, ARM::dsub_4, ARM::dsub_5, ARM::dsub_6, ARM::dsub_7, 0, 0, 0, 0, 0, 0, 0, ARM::ssub_6_ssub_7_ssub_8_ssub_9, ARM::dsub_5_ssub_12_ssub_13, 0, 0, ARM::ssub_6, ARM::ssub_7, ARM::ssub_8, ARM::ssub_9, ARM::ssub_10, ARM::ssub_11, ARM::ssub_12, ARM::ssub_13, ARM::ssub_14, ARM::ssub_15, 0, 0, 0, 0, 0, 0, ARM::ssub_6_ssub_7_dsub_5, ARM::ssub_6_ssub_7_ssub_8_ssub_9_dsub_5, ARM::ssub_8_ssub_9_ssub_12_ssub_13, ARM::ssub_8_ssub_9_dsub_5_ssub_12_ssub_13, ARM::qsub_2, 0, 0, 0, 0, 0, ARM::dsub_5_dsub_7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, }, 9182 { ARM::dsub_4, ARM::dsub_5, ARM::dsub_6, ARM::dsub_7, 0, 0, 0, 0, 0, 0, 0, 0, ARM::qsub_2, ARM::qsub_3, 0, 0, ARM::ssub_8, ARM::ssub_9, ARM::ssub_10, ARM::ssub_11, ARM::ssub_12, ARM::ssub_13, ARM::ssub_14, ARM::ssub_15, 0, 0, 0, 0, 0, 0, 0, 0, ARM::ssub_8_ssub_9_ssub_12_ssub_13, ARM::ssub_8_ssub_9_dsub_5_ssub_12_ssub_13, ARM::dsub_5_dsub_7, ARM::dsub_5_ssub_12_ssub_13_dsub_7, ARM::dsub_5_ssub_12_ssub_13, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, }, 9183 { ARM::dsub_5, ARM::dsub_6, ARM::dsub_7, 0, 0, 0, 0, 0, 0, 0, 0, 0, ARM::dsub_5_ssub_12_ssub_13, 0, 0, 0, ARM::ssub_10, ARM::ssub_11, ARM::ssub_12, ARM::ssub_13, ARM::ssub_14, ARM::ssub_15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ARM::dsub_5_dsub_7, 0, 0, 0, ARM::qsub_3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, }, 9184 { ARM::dsub_6, ARM::dsub_7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ARM::ssub_12, ARM::ssub_13, ARM::ssub_14, ARM::ssub_15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, }, 9185 { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ARM::ssub_14, ARM::ssub_15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, }, 9186 }; 9187 9188 --IdxA; assert(IdxA < 56); (void) IdxA; 9189 --IdxB; assert(IdxB < 56); 9190 return Rows[RowMap[IdxA]][IdxB]; 9191} 9192 9193 struct MaskRolOp { 9194 LaneBitmask Mask; 9195 uint8_t RotateLeft; 9196 }; 9197 static const MaskRolOp LaneMaskComposeSequences[] = { 9198 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 0 }, { LaneBitmask::getNone(), 0 }, // Sequence 0 9199 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 2 }, { LaneBitmask::getNone(), 0 }, // Sequence 2 9200 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 4 }, { LaneBitmask::getNone(), 0 }, // Sequence 4 9201 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 6 }, { LaneBitmask::getNone(), 0 }, // Sequence 6 9202 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 8 }, { LaneBitmask::getNone(), 0 }, // Sequence 8 9203 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 10 }, { LaneBitmask::getNone(), 0 }, // Sequence 10 9204 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 12 }, { LaneBitmask::getNone(), 0 }, // Sequence 12 9205 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 14 }, { LaneBitmask::getNone(), 0 }, // Sequence 14 9206 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 1 }, { LaneBitmask::getNone(), 0 }, // Sequence 16 9207 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 3 }, { LaneBitmask::getNone(), 0 }, // Sequence 18 9208 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 5 }, { LaneBitmask::getNone(), 0 }, // Sequence 20 9209 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 7 }, { LaneBitmask::getNone(), 0 }, // Sequence 22 9210 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 9 }, { LaneBitmask::getNone(), 0 }, // Sequence 24 9211 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 11 }, { LaneBitmask::getNone(), 0 }, // Sequence 26 9212 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 13 }, { LaneBitmask::getNone(), 0 }, // Sequence 28 9213 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 15 }, { LaneBitmask::getNone(), 0 }, // Sequence 30 9214 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 16 }, { LaneBitmask::getNone(), 0 }, // Sequence 32 9215 { LaneBitmask(0xFFFFFFFFFFFFFFFF), 17 }, { LaneBitmask::getNone(), 0 } // Sequence 34 9216 }; 9217 static const uint8_t CompositeSequences[] = { 9218 0, // to dsub_0 9219 2, // to dsub_1 9220 4, // to dsub_2 9221 6, // to dsub_3 9222 8, // to dsub_4 9223 10, // to dsub_5 9224 12, // to dsub_6 9225 14, // to dsub_7 9226 0, // to gsub_0 9227 16, // to gsub_1 9228 0, // to qqsub_0 9229 8, // to qqsub_1 9230 0, // to qsub_0 9231 4, // to qsub_1 9232 8, // to qsub_2 9233 12, // to qsub_3 9234 2, // to ssub_0 9235 18, // to ssub_1 9236 4, // to ssub_2 9237 20, // to ssub_3 9238 6, // to ssub_4 9239 22, // to ssub_5 9240 8, // to ssub_6 9241 24, // to ssub_7 9242 10, // to ssub_8 9243 26, // to ssub_9 9244 12, // to ssub_10 9245 28, // to ssub_11 9246 14, // to ssub_12 9247 30, // to ssub_13 9248 32, // to ssub_14 9249 34, // to ssub_15 9250 0, // to ssub_0_ssub_1_ssub_4_ssub_5 9251 0, // to ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9252 2, // to ssub_2_ssub_3_ssub_6_ssub_7 9253 2, // to ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9254 2, // to ssub_2_ssub_3_ssub_4_ssub_5 9255 0, // to ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9256 0, // to ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9257 2, // to ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9258 2, // to ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9259 2, // to ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9260 4, // to ssub_4_ssub_5_ssub_8_ssub_9 9261 4, // to ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9262 4, // to ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9263 6, // to ssub_6_ssub_7_dsub_5 9264 6, // to ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9265 6, // to ssub_6_ssub_7_dsub_5_dsub_7 9266 6, // to ssub_6_ssub_7_ssub_8_ssub_9 9267 6, // to ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9268 8, // to ssub_8_ssub_9_ssub_12_ssub_13 9269 8, // to ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9270 10, // to dsub_5_dsub_7 9271 10, // to dsub_5_ssub_12_ssub_13_dsub_7 9272 10, // to dsub_5_ssub_12_ssub_13 9273 4 // to ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 9274 }; 9275 9276LaneBitmask ARMGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const { 9277 --IdxA; assert(IdxA < 56 && "Subregister index out of bounds"); 9278 LaneBitmask Result; 9279 for (const MaskRolOp *Ops = 9280 &LaneMaskComposeSequences[CompositeSequences[IdxA]]; 9281 Ops->Mask.any(); ++Ops) { 9282 LaneBitmask::Type M = LaneMask.getAsInteger() & Ops->Mask.getAsInteger(); 9283 if (unsigned S = Ops->RotateLeft) 9284 Result |= LaneBitmask((M << S) | (M >> (LaneBitmask::BitWidth - S))); 9285 else 9286 Result |= LaneBitmask(M); 9287 } 9288 return Result; 9289} 9290 9291LaneBitmask ARMGenRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const { 9292 LaneMask &= getSubRegIndexLaneMask(IdxA); 9293 --IdxA; assert(IdxA < 56 && "Subregister index out of bounds"); 9294 LaneBitmask Result; 9295 for (const MaskRolOp *Ops = 9296 &LaneMaskComposeSequences[CompositeSequences[IdxA]]; 9297 Ops->Mask.any(); ++Ops) { 9298 LaneBitmask::Type M = LaneMask.getAsInteger(); 9299 if (unsigned S = Ops->RotateLeft) 9300 Result |= LaneBitmask((M >> S) | (M << (LaneBitmask::BitWidth - S))); 9301 else 9302 Result |= LaneBitmask(M); 9303 } 9304 return Result; 9305} 9306 9307const TargetRegisterClass *ARMGenRegisterInfo::getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const { 9308 static const uint8_t Table[136][56] = { 9309 { // HPR 9310 0, // dsub_0 9311 0, // dsub_1 9312 0, // dsub_2 9313 0, // dsub_3 9314 0, // dsub_4 9315 0, // dsub_5 9316 0, // dsub_6 9317 0, // dsub_7 9318 0, // gsub_0 9319 0, // gsub_1 9320 0, // qqsub_0 9321 0, // qqsub_1 9322 0, // qsub_0 9323 0, // qsub_1 9324 0, // qsub_2 9325 0, // qsub_3 9326 0, // ssub_0 9327 0, // ssub_1 9328 0, // ssub_2 9329 0, // ssub_3 9330 0, // ssub_4 9331 0, // ssub_5 9332 0, // ssub_6 9333 0, // ssub_7 9334 0, // ssub_8 9335 0, // ssub_9 9336 0, // ssub_10 9337 0, // ssub_11 9338 0, // ssub_12 9339 0, // ssub_13 9340 0, // ssub_14 9341 0, // ssub_15 9342 0, // ssub_0_ssub_1_ssub_4_ssub_5 9343 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9344 0, // ssub_2_ssub_3_ssub_6_ssub_7 9345 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9346 0, // ssub_2_ssub_3_ssub_4_ssub_5 9347 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9348 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9349 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9350 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9351 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9352 0, // ssub_4_ssub_5_ssub_8_ssub_9 9353 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9354 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9355 0, // ssub_6_ssub_7_dsub_5 9356 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9357 0, // ssub_6_ssub_7_dsub_5_dsub_7 9358 0, // ssub_6_ssub_7_ssub_8_ssub_9 9359 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9360 0, // ssub_8_ssub_9_ssub_12_ssub_13 9361 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9362 0, // dsub_5_dsub_7 9363 0, // dsub_5_ssub_12_ssub_13_dsub_7 9364 0, // dsub_5_ssub_12_ssub_13 9365 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 9366 }, 9367 { // FPWithVPR 9368 0, // dsub_0 9369 0, // dsub_1 9370 0, // dsub_2 9371 0, // dsub_3 9372 0, // dsub_4 9373 0, // dsub_5 9374 0, // dsub_6 9375 0, // dsub_7 9376 0, // gsub_0 9377 0, // gsub_1 9378 0, // qqsub_0 9379 0, // qqsub_1 9380 0, // qsub_0 9381 0, // qsub_1 9382 0, // qsub_2 9383 0, // qsub_3 9384 4, // ssub_0 -> FPWithVPR_with_ssub_0 9385 4, // ssub_1 -> FPWithVPR_with_ssub_0 9386 0, // ssub_2 9387 0, // ssub_3 9388 0, // ssub_4 9389 0, // ssub_5 9390 0, // ssub_6 9391 0, // ssub_7 9392 0, // ssub_8 9393 0, // ssub_9 9394 0, // ssub_10 9395 0, // ssub_11 9396 0, // ssub_12 9397 0, // ssub_13 9398 0, // ssub_14 9399 0, // ssub_15 9400 0, // ssub_0_ssub_1_ssub_4_ssub_5 9401 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9402 0, // ssub_2_ssub_3_ssub_6_ssub_7 9403 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9404 0, // ssub_2_ssub_3_ssub_4_ssub_5 9405 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9406 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9407 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9408 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9409 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9410 0, // ssub_4_ssub_5_ssub_8_ssub_9 9411 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9412 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9413 0, // ssub_6_ssub_7_dsub_5 9414 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9415 0, // ssub_6_ssub_7_dsub_5_dsub_7 9416 0, // ssub_6_ssub_7_ssub_8_ssub_9 9417 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9418 0, // ssub_8_ssub_9_ssub_12_ssub_13 9419 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9420 0, // dsub_5_dsub_7 9421 0, // dsub_5_ssub_12_ssub_13_dsub_7 9422 0, // dsub_5_ssub_12_ssub_13 9423 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 9424 }, 9425 { // SPR 9426 0, // dsub_0 9427 0, // dsub_1 9428 0, // dsub_2 9429 0, // dsub_3 9430 0, // dsub_4 9431 0, // dsub_5 9432 0, // dsub_6 9433 0, // dsub_7 9434 0, // gsub_0 9435 0, // gsub_1 9436 0, // qqsub_0 9437 0, // qqsub_1 9438 0, // qsub_0 9439 0, // qsub_1 9440 0, // qsub_2 9441 0, // qsub_3 9442 0, // ssub_0 9443 0, // ssub_1 9444 0, // ssub_2 9445 0, // ssub_3 9446 0, // ssub_4 9447 0, // ssub_5 9448 0, // ssub_6 9449 0, // ssub_7 9450 0, // ssub_8 9451 0, // ssub_9 9452 0, // ssub_10 9453 0, // ssub_11 9454 0, // ssub_12 9455 0, // ssub_13 9456 0, // ssub_14 9457 0, // ssub_15 9458 0, // ssub_0_ssub_1_ssub_4_ssub_5 9459 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9460 0, // ssub_2_ssub_3_ssub_6_ssub_7 9461 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9462 0, // ssub_2_ssub_3_ssub_4_ssub_5 9463 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9464 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9465 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9466 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9467 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9468 0, // ssub_4_ssub_5_ssub_8_ssub_9 9469 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9470 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9471 0, // ssub_6_ssub_7_dsub_5 9472 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9473 0, // ssub_6_ssub_7_dsub_5_dsub_7 9474 0, // ssub_6_ssub_7_ssub_8_ssub_9 9475 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9476 0, // ssub_8_ssub_9_ssub_12_ssub_13 9477 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9478 0, // dsub_5_dsub_7 9479 0, // dsub_5_ssub_12_ssub_13_dsub_7 9480 0, // dsub_5_ssub_12_ssub_13 9481 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 9482 }, 9483 { // FPWithVPR_with_ssub_0 9484 0, // dsub_0 9485 0, // dsub_1 9486 0, // dsub_2 9487 0, // dsub_3 9488 0, // dsub_4 9489 0, // dsub_5 9490 0, // dsub_6 9491 0, // dsub_7 9492 0, // gsub_0 9493 0, // gsub_1 9494 0, // qqsub_0 9495 0, // qqsub_1 9496 0, // qsub_0 9497 0, // qsub_1 9498 0, // qsub_2 9499 0, // qsub_3 9500 4, // ssub_0 -> FPWithVPR_with_ssub_0 9501 4, // ssub_1 -> FPWithVPR_with_ssub_0 9502 0, // ssub_2 9503 0, // ssub_3 9504 0, // ssub_4 9505 0, // ssub_5 9506 0, // ssub_6 9507 0, // ssub_7 9508 0, // ssub_8 9509 0, // ssub_9 9510 0, // ssub_10 9511 0, // ssub_11 9512 0, // ssub_12 9513 0, // ssub_13 9514 0, // ssub_14 9515 0, // ssub_15 9516 0, // ssub_0_ssub_1_ssub_4_ssub_5 9517 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9518 0, // ssub_2_ssub_3_ssub_6_ssub_7 9519 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9520 0, // ssub_2_ssub_3_ssub_4_ssub_5 9521 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9522 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9523 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9524 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9525 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9526 0, // ssub_4_ssub_5_ssub_8_ssub_9 9527 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9528 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9529 0, // ssub_6_ssub_7_dsub_5 9530 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9531 0, // ssub_6_ssub_7_dsub_5_dsub_7 9532 0, // ssub_6_ssub_7_ssub_8_ssub_9 9533 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9534 0, // ssub_8_ssub_9_ssub_12_ssub_13 9535 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9536 0, // dsub_5_dsub_7 9537 0, // dsub_5_ssub_12_ssub_13_dsub_7 9538 0, // dsub_5_ssub_12_ssub_13 9539 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 9540 }, 9541 { // GPR 9542 0, // dsub_0 9543 0, // dsub_1 9544 0, // dsub_2 9545 0, // dsub_3 9546 0, // dsub_4 9547 0, // dsub_5 9548 0, // dsub_6 9549 0, // dsub_7 9550 0, // gsub_0 9551 0, // gsub_1 9552 0, // qqsub_0 9553 0, // qqsub_1 9554 0, // qsub_0 9555 0, // qsub_1 9556 0, // qsub_2 9557 0, // qsub_3 9558 0, // ssub_0 9559 0, // ssub_1 9560 0, // ssub_2 9561 0, // ssub_3 9562 0, // ssub_4 9563 0, // ssub_5 9564 0, // ssub_6 9565 0, // ssub_7 9566 0, // ssub_8 9567 0, // ssub_9 9568 0, // ssub_10 9569 0, // ssub_11 9570 0, // ssub_12 9571 0, // ssub_13 9572 0, // ssub_14 9573 0, // ssub_15 9574 0, // ssub_0_ssub_1_ssub_4_ssub_5 9575 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9576 0, // ssub_2_ssub_3_ssub_6_ssub_7 9577 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9578 0, // ssub_2_ssub_3_ssub_4_ssub_5 9579 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9580 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9581 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9582 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9583 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9584 0, // ssub_4_ssub_5_ssub_8_ssub_9 9585 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9586 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9587 0, // ssub_6_ssub_7_dsub_5 9588 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9589 0, // ssub_6_ssub_7_dsub_5_dsub_7 9590 0, // ssub_6_ssub_7_ssub_8_ssub_9 9591 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9592 0, // ssub_8_ssub_9_ssub_12_ssub_13 9593 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9594 0, // dsub_5_dsub_7 9595 0, // dsub_5_ssub_12_ssub_13_dsub_7 9596 0, // dsub_5_ssub_12_ssub_13 9597 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 9598 }, 9599 { // GPRwithAPSR 9600 0, // dsub_0 9601 0, // dsub_1 9602 0, // dsub_2 9603 0, // dsub_3 9604 0, // dsub_4 9605 0, // dsub_5 9606 0, // dsub_6 9607 0, // dsub_7 9608 0, // gsub_0 9609 0, // gsub_1 9610 0, // qqsub_0 9611 0, // qqsub_1 9612 0, // qsub_0 9613 0, // qsub_1 9614 0, // qsub_2 9615 0, // qsub_3 9616 0, // ssub_0 9617 0, // ssub_1 9618 0, // ssub_2 9619 0, // ssub_3 9620 0, // ssub_4 9621 0, // ssub_5 9622 0, // ssub_6 9623 0, // ssub_7 9624 0, // ssub_8 9625 0, // ssub_9 9626 0, // ssub_10 9627 0, // ssub_11 9628 0, // ssub_12 9629 0, // ssub_13 9630 0, // ssub_14 9631 0, // ssub_15 9632 0, // ssub_0_ssub_1_ssub_4_ssub_5 9633 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9634 0, // ssub_2_ssub_3_ssub_6_ssub_7 9635 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9636 0, // ssub_2_ssub_3_ssub_4_ssub_5 9637 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9638 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9639 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9640 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9641 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9642 0, // ssub_4_ssub_5_ssub_8_ssub_9 9643 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9644 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9645 0, // ssub_6_ssub_7_dsub_5 9646 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9647 0, // ssub_6_ssub_7_dsub_5_dsub_7 9648 0, // ssub_6_ssub_7_ssub_8_ssub_9 9649 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9650 0, // ssub_8_ssub_9_ssub_12_ssub_13 9651 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9652 0, // dsub_5_dsub_7 9653 0, // dsub_5_ssub_12_ssub_13_dsub_7 9654 0, // dsub_5_ssub_12_ssub_13 9655 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 9656 }, 9657 { // GPRwithZR 9658 0, // dsub_0 9659 0, // dsub_1 9660 0, // dsub_2 9661 0, // dsub_3 9662 0, // dsub_4 9663 0, // dsub_5 9664 0, // dsub_6 9665 0, // dsub_7 9666 0, // gsub_0 9667 0, // gsub_1 9668 0, // qqsub_0 9669 0, // qqsub_1 9670 0, // qsub_0 9671 0, // qsub_1 9672 0, // qsub_2 9673 0, // qsub_3 9674 0, // ssub_0 9675 0, // ssub_1 9676 0, // ssub_2 9677 0, // ssub_3 9678 0, // ssub_4 9679 0, // ssub_5 9680 0, // ssub_6 9681 0, // ssub_7 9682 0, // ssub_8 9683 0, // ssub_9 9684 0, // ssub_10 9685 0, // ssub_11 9686 0, // ssub_12 9687 0, // ssub_13 9688 0, // ssub_14 9689 0, // ssub_15 9690 0, // ssub_0_ssub_1_ssub_4_ssub_5 9691 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9692 0, // ssub_2_ssub_3_ssub_6_ssub_7 9693 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9694 0, // ssub_2_ssub_3_ssub_4_ssub_5 9695 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9696 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9697 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9698 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9699 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9700 0, // ssub_4_ssub_5_ssub_8_ssub_9 9701 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9702 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9703 0, // ssub_6_ssub_7_dsub_5 9704 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9705 0, // ssub_6_ssub_7_dsub_5_dsub_7 9706 0, // ssub_6_ssub_7_ssub_8_ssub_9 9707 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9708 0, // ssub_8_ssub_9_ssub_12_ssub_13 9709 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9710 0, // dsub_5_dsub_7 9711 0, // dsub_5_ssub_12_ssub_13_dsub_7 9712 0, // dsub_5_ssub_12_ssub_13 9713 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 9714 }, 9715 { // SPR_8 9716 0, // dsub_0 9717 0, // dsub_1 9718 0, // dsub_2 9719 0, // dsub_3 9720 0, // dsub_4 9721 0, // dsub_5 9722 0, // dsub_6 9723 0, // dsub_7 9724 0, // gsub_0 9725 0, // gsub_1 9726 0, // qqsub_0 9727 0, // qqsub_1 9728 0, // qsub_0 9729 0, // qsub_1 9730 0, // qsub_2 9731 0, // qsub_3 9732 0, // ssub_0 9733 0, // ssub_1 9734 0, // ssub_2 9735 0, // ssub_3 9736 0, // ssub_4 9737 0, // ssub_5 9738 0, // ssub_6 9739 0, // ssub_7 9740 0, // ssub_8 9741 0, // ssub_9 9742 0, // ssub_10 9743 0, // ssub_11 9744 0, // ssub_12 9745 0, // ssub_13 9746 0, // ssub_14 9747 0, // ssub_15 9748 0, // ssub_0_ssub_1_ssub_4_ssub_5 9749 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9750 0, // ssub_2_ssub_3_ssub_6_ssub_7 9751 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9752 0, // ssub_2_ssub_3_ssub_4_ssub_5 9753 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9754 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9755 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9756 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9757 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9758 0, // ssub_4_ssub_5_ssub_8_ssub_9 9759 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9760 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9761 0, // ssub_6_ssub_7_dsub_5 9762 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9763 0, // ssub_6_ssub_7_dsub_5_dsub_7 9764 0, // ssub_6_ssub_7_ssub_8_ssub_9 9765 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9766 0, // ssub_8_ssub_9_ssub_12_ssub_13 9767 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9768 0, // dsub_5_dsub_7 9769 0, // dsub_5_ssub_12_ssub_13_dsub_7 9770 0, // dsub_5_ssub_12_ssub_13 9771 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 9772 }, 9773 { // GPRnopc 9774 0, // dsub_0 9775 0, // dsub_1 9776 0, // dsub_2 9777 0, // dsub_3 9778 0, // dsub_4 9779 0, // dsub_5 9780 0, // dsub_6 9781 0, // dsub_7 9782 0, // gsub_0 9783 0, // gsub_1 9784 0, // qqsub_0 9785 0, // qqsub_1 9786 0, // qsub_0 9787 0, // qsub_1 9788 0, // qsub_2 9789 0, // qsub_3 9790 0, // ssub_0 9791 0, // ssub_1 9792 0, // ssub_2 9793 0, // ssub_3 9794 0, // ssub_4 9795 0, // ssub_5 9796 0, // ssub_6 9797 0, // ssub_7 9798 0, // ssub_8 9799 0, // ssub_9 9800 0, // ssub_10 9801 0, // ssub_11 9802 0, // ssub_12 9803 0, // ssub_13 9804 0, // ssub_14 9805 0, // ssub_15 9806 0, // ssub_0_ssub_1_ssub_4_ssub_5 9807 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9808 0, // ssub_2_ssub_3_ssub_6_ssub_7 9809 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9810 0, // ssub_2_ssub_3_ssub_4_ssub_5 9811 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9812 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9813 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9814 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9815 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9816 0, // ssub_4_ssub_5_ssub_8_ssub_9 9817 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9818 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9819 0, // ssub_6_ssub_7_dsub_5 9820 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9821 0, // ssub_6_ssub_7_dsub_5_dsub_7 9822 0, // ssub_6_ssub_7_ssub_8_ssub_9 9823 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9824 0, // ssub_8_ssub_9_ssub_12_ssub_13 9825 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9826 0, // dsub_5_dsub_7 9827 0, // dsub_5_ssub_12_ssub_13_dsub_7 9828 0, // dsub_5_ssub_12_ssub_13 9829 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 9830 }, 9831 { // GPRnosp 9832 0, // dsub_0 9833 0, // dsub_1 9834 0, // dsub_2 9835 0, // dsub_3 9836 0, // dsub_4 9837 0, // dsub_5 9838 0, // dsub_6 9839 0, // dsub_7 9840 0, // gsub_0 9841 0, // gsub_1 9842 0, // qqsub_0 9843 0, // qqsub_1 9844 0, // qsub_0 9845 0, // qsub_1 9846 0, // qsub_2 9847 0, // qsub_3 9848 0, // ssub_0 9849 0, // ssub_1 9850 0, // ssub_2 9851 0, // ssub_3 9852 0, // ssub_4 9853 0, // ssub_5 9854 0, // ssub_6 9855 0, // ssub_7 9856 0, // ssub_8 9857 0, // ssub_9 9858 0, // ssub_10 9859 0, // ssub_11 9860 0, // ssub_12 9861 0, // ssub_13 9862 0, // ssub_14 9863 0, // ssub_15 9864 0, // ssub_0_ssub_1_ssub_4_ssub_5 9865 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9866 0, // ssub_2_ssub_3_ssub_6_ssub_7 9867 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9868 0, // ssub_2_ssub_3_ssub_4_ssub_5 9869 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9870 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9871 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9872 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9873 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9874 0, // ssub_4_ssub_5_ssub_8_ssub_9 9875 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9876 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9877 0, // ssub_6_ssub_7_dsub_5 9878 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9879 0, // ssub_6_ssub_7_dsub_5_dsub_7 9880 0, // ssub_6_ssub_7_ssub_8_ssub_9 9881 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9882 0, // ssub_8_ssub_9_ssub_12_ssub_13 9883 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9884 0, // dsub_5_dsub_7 9885 0, // dsub_5_ssub_12_ssub_13_dsub_7 9886 0, // dsub_5_ssub_12_ssub_13 9887 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 9888 }, 9889 { // GPRwithAPSR_NZCVnosp 9890 0, // dsub_0 9891 0, // dsub_1 9892 0, // dsub_2 9893 0, // dsub_3 9894 0, // dsub_4 9895 0, // dsub_5 9896 0, // dsub_6 9897 0, // dsub_7 9898 0, // gsub_0 9899 0, // gsub_1 9900 0, // qqsub_0 9901 0, // qqsub_1 9902 0, // qsub_0 9903 0, // qsub_1 9904 0, // qsub_2 9905 0, // qsub_3 9906 0, // ssub_0 9907 0, // ssub_1 9908 0, // ssub_2 9909 0, // ssub_3 9910 0, // ssub_4 9911 0, // ssub_5 9912 0, // ssub_6 9913 0, // ssub_7 9914 0, // ssub_8 9915 0, // ssub_9 9916 0, // ssub_10 9917 0, // ssub_11 9918 0, // ssub_12 9919 0, // ssub_13 9920 0, // ssub_14 9921 0, // ssub_15 9922 0, // ssub_0_ssub_1_ssub_4_ssub_5 9923 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9924 0, // ssub_2_ssub_3_ssub_6_ssub_7 9925 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9926 0, // ssub_2_ssub_3_ssub_4_ssub_5 9927 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9928 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9929 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9930 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9931 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9932 0, // ssub_4_ssub_5_ssub_8_ssub_9 9933 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9934 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9935 0, // ssub_6_ssub_7_dsub_5 9936 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9937 0, // ssub_6_ssub_7_dsub_5_dsub_7 9938 0, // ssub_6_ssub_7_ssub_8_ssub_9 9939 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9940 0, // ssub_8_ssub_9_ssub_12_ssub_13 9941 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9942 0, // dsub_5_dsub_7 9943 0, // dsub_5_ssub_12_ssub_13_dsub_7 9944 0, // dsub_5_ssub_12_ssub_13 9945 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 9946 }, 9947 { // GPRwithAPSRnosp 9948 0, // dsub_0 9949 0, // dsub_1 9950 0, // dsub_2 9951 0, // dsub_3 9952 0, // dsub_4 9953 0, // dsub_5 9954 0, // dsub_6 9955 0, // dsub_7 9956 0, // gsub_0 9957 0, // gsub_1 9958 0, // qqsub_0 9959 0, // qqsub_1 9960 0, // qsub_0 9961 0, // qsub_1 9962 0, // qsub_2 9963 0, // qsub_3 9964 0, // ssub_0 9965 0, // ssub_1 9966 0, // ssub_2 9967 0, // ssub_3 9968 0, // ssub_4 9969 0, // ssub_5 9970 0, // ssub_6 9971 0, // ssub_7 9972 0, // ssub_8 9973 0, // ssub_9 9974 0, // ssub_10 9975 0, // ssub_11 9976 0, // ssub_12 9977 0, // ssub_13 9978 0, // ssub_14 9979 0, // ssub_15 9980 0, // ssub_0_ssub_1_ssub_4_ssub_5 9981 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 9982 0, // ssub_2_ssub_3_ssub_6_ssub_7 9983 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 9984 0, // ssub_2_ssub_3_ssub_4_ssub_5 9985 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 9986 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9987 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 9988 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 9989 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9990 0, // ssub_4_ssub_5_ssub_8_ssub_9 9991 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 9992 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 9993 0, // ssub_6_ssub_7_dsub_5 9994 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 9995 0, // ssub_6_ssub_7_dsub_5_dsub_7 9996 0, // ssub_6_ssub_7_ssub_8_ssub_9 9997 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 9998 0, // ssub_8_ssub_9_ssub_12_ssub_13 9999 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10000 0, // dsub_5_dsub_7 10001 0, // dsub_5_ssub_12_ssub_13_dsub_7 10002 0, // dsub_5_ssub_12_ssub_13 10003 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10004 }, 10005 { // GPRwithZRnosp 10006 0, // dsub_0 10007 0, // dsub_1 10008 0, // dsub_2 10009 0, // dsub_3 10010 0, // dsub_4 10011 0, // dsub_5 10012 0, // dsub_6 10013 0, // dsub_7 10014 0, // gsub_0 10015 0, // gsub_1 10016 0, // qqsub_0 10017 0, // qqsub_1 10018 0, // qsub_0 10019 0, // qsub_1 10020 0, // qsub_2 10021 0, // qsub_3 10022 0, // ssub_0 10023 0, // ssub_1 10024 0, // ssub_2 10025 0, // ssub_3 10026 0, // ssub_4 10027 0, // ssub_5 10028 0, // ssub_6 10029 0, // ssub_7 10030 0, // ssub_8 10031 0, // ssub_9 10032 0, // ssub_10 10033 0, // ssub_11 10034 0, // ssub_12 10035 0, // ssub_13 10036 0, // ssub_14 10037 0, // ssub_15 10038 0, // ssub_0_ssub_1_ssub_4_ssub_5 10039 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10040 0, // ssub_2_ssub_3_ssub_6_ssub_7 10041 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10042 0, // ssub_2_ssub_3_ssub_4_ssub_5 10043 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10044 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10045 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10046 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10047 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10048 0, // ssub_4_ssub_5_ssub_8_ssub_9 10049 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10050 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10051 0, // ssub_6_ssub_7_dsub_5 10052 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10053 0, // ssub_6_ssub_7_dsub_5_dsub_7 10054 0, // ssub_6_ssub_7_ssub_8_ssub_9 10055 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10056 0, // ssub_8_ssub_9_ssub_12_ssub_13 10057 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10058 0, // dsub_5_dsub_7 10059 0, // dsub_5_ssub_12_ssub_13_dsub_7 10060 0, // dsub_5_ssub_12_ssub_13 10061 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10062 }, 10063 { // GPRnoip 10064 0, // dsub_0 10065 0, // dsub_1 10066 0, // dsub_2 10067 0, // dsub_3 10068 0, // dsub_4 10069 0, // dsub_5 10070 0, // dsub_6 10071 0, // dsub_7 10072 0, // gsub_0 10073 0, // gsub_1 10074 0, // qqsub_0 10075 0, // qqsub_1 10076 0, // qsub_0 10077 0, // qsub_1 10078 0, // qsub_2 10079 0, // qsub_3 10080 0, // ssub_0 10081 0, // ssub_1 10082 0, // ssub_2 10083 0, // ssub_3 10084 0, // ssub_4 10085 0, // ssub_5 10086 0, // ssub_6 10087 0, // ssub_7 10088 0, // ssub_8 10089 0, // ssub_9 10090 0, // ssub_10 10091 0, // ssub_11 10092 0, // ssub_12 10093 0, // ssub_13 10094 0, // ssub_14 10095 0, // ssub_15 10096 0, // ssub_0_ssub_1_ssub_4_ssub_5 10097 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10098 0, // ssub_2_ssub_3_ssub_6_ssub_7 10099 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10100 0, // ssub_2_ssub_3_ssub_4_ssub_5 10101 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10102 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10103 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10104 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10105 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10106 0, // ssub_4_ssub_5_ssub_8_ssub_9 10107 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10108 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10109 0, // ssub_6_ssub_7_dsub_5 10110 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10111 0, // ssub_6_ssub_7_dsub_5_dsub_7 10112 0, // ssub_6_ssub_7_ssub_8_ssub_9 10113 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10114 0, // ssub_8_ssub_9_ssub_12_ssub_13 10115 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10116 0, // dsub_5_dsub_7 10117 0, // dsub_5_ssub_12_ssub_13_dsub_7 10118 0, // dsub_5_ssub_12_ssub_13 10119 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10120 }, 10121 { // rGPR 10122 0, // dsub_0 10123 0, // dsub_1 10124 0, // dsub_2 10125 0, // dsub_3 10126 0, // dsub_4 10127 0, // dsub_5 10128 0, // dsub_6 10129 0, // dsub_7 10130 0, // gsub_0 10131 0, // gsub_1 10132 0, // qqsub_0 10133 0, // qqsub_1 10134 0, // qsub_0 10135 0, // qsub_1 10136 0, // qsub_2 10137 0, // qsub_3 10138 0, // ssub_0 10139 0, // ssub_1 10140 0, // ssub_2 10141 0, // ssub_3 10142 0, // ssub_4 10143 0, // ssub_5 10144 0, // ssub_6 10145 0, // ssub_7 10146 0, // ssub_8 10147 0, // ssub_9 10148 0, // ssub_10 10149 0, // ssub_11 10150 0, // ssub_12 10151 0, // ssub_13 10152 0, // ssub_14 10153 0, // ssub_15 10154 0, // ssub_0_ssub_1_ssub_4_ssub_5 10155 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10156 0, // ssub_2_ssub_3_ssub_6_ssub_7 10157 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10158 0, // ssub_2_ssub_3_ssub_4_ssub_5 10159 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10160 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10161 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10162 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10163 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10164 0, // ssub_4_ssub_5_ssub_8_ssub_9 10165 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10166 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10167 0, // ssub_6_ssub_7_dsub_5 10168 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10169 0, // ssub_6_ssub_7_dsub_5_dsub_7 10170 0, // ssub_6_ssub_7_ssub_8_ssub_9 10171 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10172 0, // ssub_8_ssub_9_ssub_12_ssub_13 10173 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10174 0, // dsub_5_dsub_7 10175 0, // dsub_5_ssub_12_ssub_13_dsub_7 10176 0, // dsub_5_ssub_12_ssub_13 10177 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10178 }, 10179 { // GPRnoip_and_GPRnopc 10180 0, // dsub_0 10181 0, // dsub_1 10182 0, // dsub_2 10183 0, // dsub_3 10184 0, // dsub_4 10185 0, // dsub_5 10186 0, // dsub_6 10187 0, // dsub_7 10188 0, // gsub_0 10189 0, // gsub_1 10190 0, // qqsub_0 10191 0, // qqsub_1 10192 0, // qsub_0 10193 0, // qsub_1 10194 0, // qsub_2 10195 0, // qsub_3 10196 0, // ssub_0 10197 0, // ssub_1 10198 0, // ssub_2 10199 0, // ssub_3 10200 0, // ssub_4 10201 0, // ssub_5 10202 0, // ssub_6 10203 0, // ssub_7 10204 0, // ssub_8 10205 0, // ssub_9 10206 0, // ssub_10 10207 0, // ssub_11 10208 0, // ssub_12 10209 0, // ssub_13 10210 0, // ssub_14 10211 0, // ssub_15 10212 0, // ssub_0_ssub_1_ssub_4_ssub_5 10213 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10214 0, // ssub_2_ssub_3_ssub_6_ssub_7 10215 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10216 0, // ssub_2_ssub_3_ssub_4_ssub_5 10217 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10218 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10219 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10220 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10221 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10222 0, // ssub_4_ssub_5_ssub_8_ssub_9 10223 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10224 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10225 0, // ssub_6_ssub_7_dsub_5 10226 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10227 0, // ssub_6_ssub_7_dsub_5_dsub_7 10228 0, // ssub_6_ssub_7_ssub_8_ssub_9 10229 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10230 0, // ssub_8_ssub_9_ssub_12_ssub_13 10231 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10232 0, // dsub_5_dsub_7 10233 0, // dsub_5_ssub_12_ssub_13_dsub_7 10234 0, // dsub_5_ssub_12_ssub_13 10235 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10236 }, 10237 { // GPRnoip_and_GPRnosp 10238 0, // dsub_0 10239 0, // dsub_1 10240 0, // dsub_2 10241 0, // dsub_3 10242 0, // dsub_4 10243 0, // dsub_5 10244 0, // dsub_6 10245 0, // dsub_7 10246 0, // gsub_0 10247 0, // gsub_1 10248 0, // qqsub_0 10249 0, // qqsub_1 10250 0, // qsub_0 10251 0, // qsub_1 10252 0, // qsub_2 10253 0, // qsub_3 10254 0, // ssub_0 10255 0, // ssub_1 10256 0, // ssub_2 10257 0, // ssub_3 10258 0, // ssub_4 10259 0, // ssub_5 10260 0, // ssub_6 10261 0, // ssub_7 10262 0, // ssub_8 10263 0, // ssub_9 10264 0, // ssub_10 10265 0, // ssub_11 10266 0, // ssub_12 10267 0, // ssub_13 10268 0, // ssub_14 10269 0, // ssub_15 10270 0, // ssub_0_ssub_1_ssub_4_ssub_5 10271 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10272 0, // ssub_2_ssub_3_ssub_6_ssub_7 10273 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10274 0, // ssub_2_ssub_3_ssub_4_ssub_5 10275 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10276 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10277 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10278 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10279 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10280 0, // ssub_4_ssub_5_ssub_8_ssub_9 10281 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10282 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10283 0, // ssub_6_ssub_7_dsub_5 10284 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10285 0, // ssub_6_ssub_7_dsub_5_dsub_7 10286 0, // ssub_6_ssub_7_ssub_8_ssub_9 10287 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10288 0, // ssub_8_ssub_9_ssub_12_ssub_13 10289 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10290 0, // dsub_5_dsub_7 10291 0, // dsub_5_ssub_12_ssub_13_dsub_7 10292 0, // dsub_5_ssub_12_ssub_13 10293 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10294 }, 10295 { // GPRnoip_and_GPRwithAPSR_NZCVnosp 10296 0, // dsub_0 10297 0, // dsub_1 10298 0, // dsub_2 10299 0, // dsub_3 10300 0, // dsub_4 10301 0, // dsub_5 10302 0, // dsub_6 10303 0, // dsub_7 10304 0, // gsub_0 10305 0, // gsub_1 10306 0, // qqsub_0 10307 0, // qqsub_1 10308 0, // qsub_0 10309 0, // qsub_1 10310 0, // qsub_2 10311 0, // qsub_3 10312 0, // ssub_0 10313 0, // ssub_1 10314 0, // ssub_2 10315 0, // ssub_3 10316 0, // ssub_4 10317 0, // ssub_5 10318 0, // ssub_6 10319 0, // ssub_7 10320 0, // ssub_8 10321 0, // ssub_9 10322 0, // ssub_10 10323 0, // ssub_11 10324 0, // ssub_12 10325 0, // ssub_13 10326 0, // ssub_14 10327 0, // ssub_15 10328 0, // ssub_0_ssub_1_ssub_4_ssub_5 10329 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10330 0, // ssub_2_ssub_3_ssub_6_ssub_7 10331 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10332 0, // ssub_2_ssub_3_ssub_4_ssub_5 10333 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10334 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10335 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10336 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10337 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10338 0, // ssub_4_ssub_5_ssub_8_ssub_9 10339 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10340 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10341 0, // ssub_6_ssub_7_dsub_5 10342 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10343 0, // ssub_6_ssub_7_dsub_5_dsub_7 10344 0, // ssub_6_ssub_7_ssub_8_ssub_9 10345 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10346 0, // ssub_8_ssub_9_ssub_12_ssub_13 10347 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10348 0, // dsub_5_dsub_7 10349 0, // dsub_5_ssub_12_ssub_13_dsub_7 10350 0, // dsub_5_ssub_12_ssub_13 10351 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10352 }, 10353 { // tGPRwithpc 10354 0, // dsub_0 10355 0, // dsub_1 10356 0, // dsub_2 10357 0, // dsub_3 10358 0, // dsub_4 10359 0, // dsub_5 10360 0, // dsub_6 10361 0, // dsub_7 10362 0, // gsub_0 10363 0, // gsub_1 10364 0, // qqsub_0 10365 0, // qqsub_1 10366 0, // qsub_0 10367 0, // qsub_1 10368 0, // qsub_2 10369 0, // qsub_3 10370 0, // ssub_0 10371 0, // ssub_1 10372 0, // ssub_2 10373 0, // ssub_3 10374 0, // ssub_4 10375 0, // ssub_5 10376 0, // ssub_6 10377 0, // ssub_7 10378 0, // ssub_8 10379 0, // ssub_9 10380 0, // ssub_10 10381 0, // ssub_11 10382 0, // ssub_12 10383 0, // ssub_13 10384 0, // ssub_14 10385 0, // ssub_15 10386 0, // ssub_0_ssub_1_ssub_4_ssub_5 10387 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10388 0, // ssub_2_ssub_3_ssub_6_ssub_7 10389 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10390 0, // ssub_2_ssub_3_ssub_4_ssub_5 10391 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10392 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10393 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10394 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10395 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10396 0, // ssub_4_ssub_5_ssub_8_ssub_9 10397 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10398 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10399 0, // ssub_6_ssub_7_dsub_5 10400 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10401 0, // ssub_6_ssub_7_dsub_5_dsub_7 10402 0, // ssub_6_ssub_7_ssub_8_ssub_9 10403 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10404 0, // ssub_8_ssub_9_ssub_12_ssub_13 10405 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10406 0, // dsub_5_dsub_7 10407 0, // dsub_5_ssub_12_ssub_13_dsub_7 10408 0, // dsub_5_ssub_12_ssub_13 10409 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10410 }, 10411 { // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 10412 0, // dsub_0 10413 0, // dsub_1 10414 0, // dsub_2 10415 0, // dsub_3 10416 0, // dsub_4 10417 0, // dsub_5 10418 0, // dsub_6 10419 0, // dsub_7 10420 0, // gsub_0 10421 0, // gsub_1 10422 0, // qqsub_0 10423 0, // qqsub_1 10424 0, // qsub_0 10425 0, // qsub_1 10426 0, // qsub_2 10427 0, // qsub_3 10428 20, // ssub_0 -> FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 10429 20, // ssub_1 -> FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 10430 0, // ssub_2 10431 0, // ssub_3 10432 0, // ssub_4 10433 0, // ssub_5 10434 0, // ssub_6 10435 0, // ssub_7 10436 0, // ssub_8 10437 0, // ssub_9 10438 0, // ssub_10 10439 0, // ssub_11 10440 0, // ssub_12 10441 0, // ssub_13 10442 0, // ssub_14 10443 0, // ssub_15 10444 0, // ssub_0_ssub_1_ssub_4_ssub_5 10445 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10446 0, // ssub_2_ssub_3_ssub_6_ssub_7 10447 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10448 0, // ssub_2_ssub_3_ssub_4_ssub_5 10449 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10450 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10451 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10452 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10453 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10454 0, // ssub_4_ssub_5_ssub_8_ssub_9 10455 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10456 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10457 0, // ssub_6_ssub_7_dsub_5 10458 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10459 0, // ssub_6_ssub_7_dsub_5_dsub_7 10460 0, // ssub_6_ssub_7_ssub_8_ssub_9 10461 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10462 0, // ssub_8_ssub_9_ssub_12_ssub_13 10463 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10464 0, // dsub_5_dsub_7 10465 0, // dsub_5_ssub_12_ssub_13_dsub_7 10466 0, // dsub_5_ssub_12_ssub_13 10467 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10468 }, 10469 { // hGPR 10470 0, // dsub_0 10471 0, // dsub_1 10472 0, // dsub_2 10473 0, // dsub_3 10474 0, // dsub_4 10475 0, // dsub_5 10476 0, // dsub_6 10477 0, // dsub_7 10478 0, // gsub_0 10479 0, // gsub_1 10480 0, // qqsub_0 10481 0, // qqsub_1 10482 0, // qsub_0 10483 0, // qsub_1 10484 0, // qsub_2 10485 0, // qsub_3 10486 0, // ssub_0 10487 0, // ssub_1 10488 0, // ssub_2 10489 0, // ssub_3 10490 0, // ssub_4 10491 0, // ssub_5 10492 0, // ssub_6 10493 0, // ssub_7 10494 0, // ssub_8 10495 0, // ssub_9 10496 0, // ssub_10 10497 0, // ssub_11 10498 0, // ssub_12 10499 0, // ssub_13 10500 0, // ssub_14 10501 0, // ssub_15 10502 0, // ssub_0_ssub_1_ssub_4_ssub_5 10503 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10504 0, // ssub_2_ssub_3_ssub_6_ssub_7 10505 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10506 0, // ssub_2_ssub_3_ssub_4_ssub_5 10507 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10508 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10509 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10510 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10511 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10512 0, // ssub_4_ssub_5_ssub_8_ssub_9 10513 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10514 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10515 0, // ssub_6_ssub_7_dsub_5 10516 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10517 0, // ssub_6_ssub_7_dsub_5_dsub_7 10518 0, // ssub_6_ssub_7_ssub_8_ssub_9 10519 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10520 0, // ssub_8_ssub_9_ssub_12_ssub_13 10521 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10522 0, // dsub_5_dsub_7 10523 0, // dsub_5_ssub_12_ssub_13_dsub_7 10524 0, // dsub_5_ssub_12_ssub_13 10525 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10526 }, 10527 { // tGPR 10528 0, // dsub_0 10529 0, // dsub_1 10530 0, // dsub_2 10531 0, // dsub_3 10532 0, // dsub_4 10533 0, // dsub_5 10534 0, // dsub_6 10535 0, // dsub_7 10536 0, // gsub_0 10537 0, // gsub_1 10538 0, // qqsub_0 10539 0, // qqsub_1 10540 0, // qsub_0 10541 0, // qsub_1 10542 0, // qsub_2 10543 0, // qsub_3 10544 0, // ssub_0 10545 0, // ssub_1 10546 0, // ssub_2 10547 0, // ssub_3 10548 0, // ssub_4 10549 0, // ssub_5 10550 0, // ssub_6 10551 0, // ssub_7 10552 0, // ssub_8 10553 0, // ssub_9 10554 0, // ssub_10 10555 0, // ssub_11 10556 0, // ssub_12 10557 0, // ssub_13 10558 0, // ssub_14 10559 0, // ssub_15 10560 0, // ssub_0_ssub_1_ssub_4_ssub_5 10561 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10562 0, // ssub_2_ssub_3_ssub_6_ssub_7 10563 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10564 0, // ssub_2_ssub_3_ssub_4_ssub_5 10565 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10566 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10567 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10568 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10569 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10570 0, // ssub_4_ssub_5_ssub_8_ssub_9 10571 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10572 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10573 0, // ssub_6_ssub_7_dsub_5 10574 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10575 0, // ssub_6_ssub_7_dsub_5_dsub_7 10576 0, // ssub_6_ssub_7_ssub_8_ssub_9 10577 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10578 0, // ssub_8_ssub_9_ssub_12_ssub_13 10579 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10580 0, // dsub_5_dsub_7 10581 0, // dsub_5_ssub_12_ssub_13_dsub_7 10582 0, // dsub_5_ssub_12_ssub_13 10583 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10584 }, 10585 { // tGPREven 10586 0, // dsub_0 10587 0, // dsub_1 10588 0, // dsub_2 10589 0, // dsub_3 10590 0, // dsub_4 10591 0, // dsub_5 10592 0, // dsub_6 10593 0, // dsub_7 10594 0, // gsub_0 10595 0, // gsub_1 10596 0, // qqsub_0 10597 0, // qqsub_1 10598 0, // qsub_0 10599 0, // qsub_1 10600 0, // qsub_2 10601 0, // qsub_3 10602 0, // ssub_0 10603 0, // ssub_1 10604 0, // ssub_2 10605 0, // ssub_3 10606 0, // ssub_4 10607 0, // ssub_5 10608 0, // ssub_6 10609 0, // ssub_7 10610 0, // ssub_8 10611 0, // ssub_9 10612 0, // ssub_10 10613 0, // ssub_11 10614 0, // ssub_12 10615 0, // ssub_13 10616 0, // ssub_14 10617 0, // ssub_15 10618 0, // ssub_0_ssub_1_ssub_4_ssub_5 10619 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10620 0, // ssub_2_ssub_3_ssub_6_ssub_7 10621 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10622 0, // ssub_2_ssub_3_ssub_4_ssub_5 10623 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10624 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10625 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10626 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10627 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10628 0, // ssub_4_ssub_5_ssub_8_ssub_9 10629 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10630 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10631 0, // ssub_6_ssub_7_dsub_5 10632 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10633 0, // ssub_6_ssub_7_dsub_5_dsub_7 10634 0, // ssub_6_ssub_7_ssub_8_ssub_9 10635 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10636 0, // ssub_8_ssub_9_ssub_12_ssub_13 10637 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10638 0, // dsub_5_dsub_7 10639 0, // dsub_5_ssub_12_ssub_13_dsub_7 10640 0, // dsub_5_ssub_12_ssub_13 10641 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10642 }, 10643 { // GPRnopc_and_hGPR 10644 0, // dsub_0 10645 0, // dsub_1 10646 0, // dsub_2 10647 0, // dsub_3 10648 0, // dsub_4 10649 0, // dsub_5 10650 0, // dsub_6 10651 0, // dsub_7 10652 0, // gsub_0 10653 0, // gsub_1 10654 0, // qqsub_0 10655 0, // qqsub_1 10656 0, // qsub_0 10657 0, // qsub_1 10658 0, // qsub_2 10659 0, // qsub_3 10660 0, // ssub_0 10661 0, // ssub_1 10662 0, // ssub_2 10663 0, // ssub_3 10664 0, // ssub_4 10665 0, // ssub_5 10666 0, // ssub_6 10667 0, // ssub_7 10668 0, // ssub_8 10669 0, // ssub_9 10670 0, // ssub_10 10671 0, // ssub_11 10672 0, // ssub_12 10673 0, // ssub_13 10674 0, // ssub_14 10675 0, // ssub_15 10676 0, // ssub_0_ssub_1_ssub_4_ssub_5 10677 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10678 0, // ssub_2_ssub_3_ssub_6_ssub_7 10679 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10680 0, // ssub_2_ssub_3_ssub_4_ssub_5 10681 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10682 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10683 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10684 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10685 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10686 0, // ssub_4_ssub_5_ssub_8_ssub_9 10687 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10688 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10689 0, // ssub_6_ssub_7_dsub_5 10690 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10691 0, // ssub_6_ssub_7_dsub_5_dsub_7 10692 0, // ssub_6_ssub_7_ssub_8_ssub_9 10693 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10694 0, // ssub_8_ssub_9_ssub_12_ssub_13 10695 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10696 0, // dsub_5_dsub_7 10697 0, // dsub_5_ssub_12_ssub_13_dsub_7 10698 0, // dsub_5_ssub_12_ssub_13 10699 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10700 }, 10701 { // GPRnosp_and_hGPR 10702 0, // dsub_0 10703 0, // dsub_1 10704 0, // dsub_2 10705 0, // dsub_3 10706 0, // dsub_4 10707 0, // dsub_5 10708 0, // dsub_6 10709 0, // dsub_7 10710 0, // gsub_0 10711 0, // gsub_1 10712 0, // qqsub_0 10713 0, // qqsub_1 10714 0, // qsub_0 10715 0, // qsub_1 10716 0, // qsub_2 10717 0, // qsub_3 10718 0, // ssub_0 10719 0, // ssub_1 10720 0, // ssub_2 10721 0, // ssub_3 10722 0, // ssub_4 10723 0, // ssub_5 10724 0, // ssub_6 10725 0, // ssub_7 10726 0, // ssub_8 10727 0, // ssub_9 10728 0, // ssub_10 10729 0, // ssub_11 10730 0, // ssub_12 10731 0, // ssub_13 10732 0, // ssub_14 10733 0, // ssub_15 10734 0, // ssub_0_ssub_1_ssub_4_ssub_5 10735 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10736 0, // ssub_2_ssub_3_ssub_6_ssub_7 10737 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10738 0, // ssub_2_ssub_3_ssub_4_ssub_5 10739 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10740 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10741 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10742 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10743 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10744 0, // ssub_4_ssub_5_ssub_8_ssub_9 10745 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10746 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10747 0, // ssub_6_ssub_7_dsub_5 10748 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10749 0, // ssub_6_ssub_7_dsub_5_dsub_7 10750 0, // ssub_6_ssub_7_ssub_8_ssub_9 10751 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10752 0, // ssub_8_ssub_9_ssub_12_ssub_13 10753 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10754 0, // dsub_5_dsub_7 10755 0, // dsub_5_ssub_12_ssub_13_dsub_7 10756 0, // dsub_5_ssub_12_ssub_13 10757 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10758 }, 10759 { // GPRnoip_and_hGPR 10760 0, // dsub_0 10761 0, // dsub_1 10762 0, // dsub_2 10763 0, // dsub_3 10764 0, // dsub_4 10765 0, // dsub_5 10766 0, // dsub_6 10767 0, // dsub_7 10768 0, // gsub_0 10769 0, // gsub_1 10770 0, // qqsub_0 10771 0, // qqsub_1 10772 0, // qsub_0 10773 0, // qsub_1 10774 0, // qsub_2 10775 0, // qsub_3 10776 0, // ssub_0 10777 0, // ssub_1 10778 0, // ssub_2 10779 0, // ssub_3 10780 0, // ssub_4 10781 0, // ssub_5 10782 0, // ssub_6 10783 0, // ssub_7 10784 0, // ssub_8 10785 0, // ssub_9 10786 0, // ssub_10 10787 0, // ssub_11 10788 0, // ssub_12 10789 0, // ssub_13 10790 0, // ssub_14 10791 0, // ssub_15 10792 0, // ssub_0_ssub_1_ssub_4_ssub_5 10793 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10794 0, // ssub_2_ssub_3_ssub_6_ssub_7 10795 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10796 0, // ssub_2_ssub_3_ssub_4_ssub_5 10797 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10798 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10799 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10800 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10801 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10802 0, // ssub_4_ssub_5_ssub_8_ssub_9 10803 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10804 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10805 0, // ssub_6_ssub_7_dsub_5 10806 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10807 0, // ssub_6_ssub_7_dsub_5_dsub_7 10808 0, // ssub_6_ssub_7_ssub_8_ssub_9 10809 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10810 0, // ssub_8_ssub_9_ssub_12_ssub_13 10811 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10812 0, // dsub_5_dsub_7 10813 0, // dsub_5_ssub_12_ssub_13_dsub_7 10814 0, // dsub_5_ssub_12_ssub_13 10815 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10816 }, 10817 { // GPRnoip_and_tGPREven 10818 0, // dsub_0 10819 0, // dsub_1 10820 0, // dsub_2 10821 0, // dsub_3 10822 0, // dsub_4 10823 0, // dsub_5 10824 0, // dsub_6 10825 0, // dsub_7 10826 0, // gsub_0 10827 0, // gsub_1 10828 0, // qqsub_0 10829 0, // qqsub_1 10830 0, // qsub_0 10831 0, // qsub_1 10832 0, // qsub_2 10833 0, // qsub_3 10834 0, // ssub_0 10835 0, // ssub_1 10836 0, // ssub_2 10837 0, // ssub_3 10838 0, // ssub_4 10839 0, // ssub_5 10840 0, // ssub_6 10841 0, // ssub_7 10842 0, // ssub_8 10843 0, // ssub_9 10844 0, // ssub_10 10845 0, // ssub_11 10846 0, // ssub_12 10847 0, // ssub_13 10848 0, // ssub_14 10849 0, // ssub_15 10850 0, // ssub_0_ssub_1_ssub_4_ssub_5 10851 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10852 0, // ssub_2_ssub_3_ssub_6_ssub_7 10853 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10854 0, // ssub_2_ssub_3_ssub_4_ssub_5 10855 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10856 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10857 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10858 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10859 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10860 0, // ssub_4_ssub_5_ssub_8_ssub_9 10861 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10862 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10863 0, // ssub_6_ssub_7_dsub_5 10864 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10865 0, // ssub_6_ssub_7_dsub_5_dsub_7 10866 0, // ssub_6_ssub_7_ssub_8_ssub_9 10867 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10868 0, // ssub_8_ssub_9_ssub_12_ssub_13 10869 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10870 0, // dsub_5_dsub_7 10871 0, // dsub_5_ssub_12_ssub_13_dsub_7 10872 0, // dsub_5_ssub_12_ssub_13 10873 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10874 }, 10875 { // GPRnosp_and_GPRnopc_and_hGPR 10876 0, // dsub_0 10877 0, // dsub_1 10878 0, // dsub_2 10879 0, // dsub_3 10880 0, // dsub_4 10881 0, // dsub_5 10882 0, // dsub_6 10883 0, // dsub_7 10884 0, // gsub_0 10885 0, // gsub_1 10886 0, // qqsub_0 10887 0, // qqsub_1 10888 0, // qsub_0 10889 0, // qsub_1 10890 0, // qsub_2 10891 0, // qsub_3 10892 0, // ssub_0 10893 0, // ssub_1 10894 0, // ssub_2 10895 0, // ssub_3 10896 0, // ssub_4 10897 0, // ssub_5 10898 0, // ssub_6 10899 0, // ssub_7 10900 0, // ssub_8 10901 0, // ssub_9 10902 0, // ssub_10 10903 0, // ssub_11 10904 0, // ssub_12 10905 0, // ssub_13 10906 0, // ssub_14 10907 0, // ssub_15 10908 0, // ssub_0_ssub_1_ssub_4_ssub_5 10909 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10910 0, // ssub_2_ssub_3_ssub_6_ssub_7 10911 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10912 0, // ssub_2_ssub_3_ssub_4_ssub_5 10913 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10914 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10915 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10916 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10917 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10918 0, // ssub_4_ssub_5_ssub_8_ssub_9 10919 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10920 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10921 0, // ssub_6_ssub_7_dsub_5 10922 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10923 0, // ssub_6_ssub_7_dsub_5_dsub_7 10924 0, // ssub_6_ssub_7_ssub_8_ssub_9 10925 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10926 0, // ssub_8_ssub_9_ssub_12_ssub_13 10927 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10928 0, // dsub_5_dsub_7 10929 0, // dsub_5_ssub_12_ssub_13_dsub_7 10930 0, // dsub_5_ssub_12_ssub_13 10931 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10932 }, 10933 { // tGPROdd 10934 0, // dsub_0 10935 0, // dsub_1 10936 0, // dsub_2 10937 0, // dsub_3 10938 0, // dsub_4 10939 0, // dsub_5 10940 0, // dsub_6 10941 0, // dsub_7 10942 0, // gsub_0 10943 0, // gsub_1 10944 0, // qqsub_0 10945 0, // qqsub_1 10946 0, // qsub_0 10947 0, // qsub_1 10948 0, // qsub_2 10949 0, // qsub_3 10950 0, // ssub_0 10951 0, // ssub_1 10952 0, // ssub_2 10953 0, // ssub_3 10954 0, // ssub_4 10955 0, // ssub_5 10956 0, // ssub_6 10957 0, // ssub_7 10958 0, // ssub_8 10959 0, // ssub_9 10960 0, // ssub_10 10961 0, // ssub_11 10962 0, // ssub_12 10963 0, // ssub_13 10964 0, // ssub_14 10965 0, // ssub_15 10966 0, // ssub_0_ssub_1_ssub_4_ssub_5 10967 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 10968 0, // ssub_2_ssub_3_ssub_6_ssub_7 10969 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 10970 0, // ssub_2_ssub_3_ssub_4_ssub_5 10971 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 10972 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10973 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 10974 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 10975 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10976 0, // ssub_4_ssub_5_ssub_8_ssub_9 10977 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 10978 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 10979 0, // ssub_6_ssub_7_dsub_5 10980 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 10981 0, // ssub_6_ssub_7_dsub_5_dsub_7 10982 0, // ssub_6_ssub_7_ssub_8_ssub_9 10983 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10984 0, // ssub_8_ssub_9_ssub_12_ssub_13 10985 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 10986 0, // dsub_5_dsub_7 10987 0, // dsub_5_ssub_12_ssub_13_dsub_7 10988 0, // dsub_5_ssub_12_ssub_13 10989 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 10990 }, 10991 { // GPRnopc_and_GPRnoip_and_hGPR 10992 0, // dsub_0 10993 0, // dsub_1 10994 0, // dsub_2 10995 0, // dsub_3 10996 0, // dsub_4 10997 0, // dsub_5 10998 0, // dsub_6 10999 0, // dsub_7 11000 0, // gsub_0 11001 0, // gsub_1 11002 0, // qqsub_0 11003 0, // qqsub_1 11004 0, // qsub_0 11005 0, // qsub_1 11006 0, // qsub_2 11007 0, // qsub_3 11008 0, // ssub_0 11009 0, // ssub_1 11010 0, // ssub_2 11011 0, // ssub_3 11012 0, // ssub_4 11013 0, // ssub_5 11014 0, // ssub_6 11015 0, // ssub_7 11016 0, // ssub_8 11017 0, // ssub_9 11018 0, // ssub_10 11019 0, // ssub_11 11020 0, // ssub_12 11021 0, // ssub_13 11022 0, // ssub_14 11023 0, // ssub_15 11024 0, // ssub_0_ssub_1_ssub_4_ssub_5 11025 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11026 0, // ssub_2_ssub_3_ssub_6_ssub_7 11027 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11028 0, // ssub_2_ssub_3_ssub_4_ssub_5 11029 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11030 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11031 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11032 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11033 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11034 0, // ssub_4_ssub_5_ssub_8_ssub_9 11035 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11036 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11037 0, // ssub_6_ssub_7_dsub_5 11038 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11039 0, // ssub_6_ssub_7_dsub_5_dsub_7 11040 0, // ssub_6_ssub_7_ssub_8_ssub_9 11041 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11042 0, // ssub_8_ssub_9_ssub_12_ssub_13 11043 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11044 0, // dsub_5_dsub_7 11045 0, // dsub_5_ssub_12_ssub_13_dsub_7 11046 0, // dsub_5_ssub_12_ssub_13 11047 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11048 }, 11049 { // GPRnosp_and_GPRnoip_and_hGPR 11050 0, // dsub_0 11051 0, // dsub_1 11052 0, // dsub_2 11053 0, // dsub_3 11054 0, // dsub_4 11055 0, // dsub_5 11056 0, // dsub_6 11057 0, // dsub_7 11058 0, // gsub_0 11059 0, // gsub_1 11060 0, // qqsub_0 11061 0, // qqsub_1 11062 0, // qsub_0 11063 0, // qsub_1 11064 0, // qsub_2 11065 0, // qsub_3 11066 0, // ssub_0 11067 0, // ssub_1 11068 0, // ssub_2 11069 0, // ssub_3 11070 0, // ssub_4 11071 0, // ssub_5 11072 0, // ssub_6 11073 0, // ssub_7 11074 0, // ssub_8 11075 0, // ssub_9 11076 0, // ssub_10 11077 0, // ssub_11 11078 0, // ssub_12 11079 0, // ssub_13 11080 0, // ssub_14 11081 0, // ssub_15 11082 0, // ssub_0_ssub_1_ssub_4_ssub_5 11083 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11084 0, // ssub_2_ssub_3_ssub_6_ssub_7 11085 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11086 0, // ssub_2_ssub_3_ssub_4_ssub_5 11087 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11088 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11089 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11090 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11091 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11092 0, // ssub_4_ssub_5_ssub_8_ssub_9 11093 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11094 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11095 0, // ssub_6_ssub_7_dsub_5 11096 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11097 0, // ssub_6_ssub_7_dsub_5_dsub_7 11098 0, // ssub_6_ssub_7_ssub_8_ssub_9 11099 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11100 0, // ssub_8_ssub_9_ssub_12_ssub_13 11101 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11102 0, // dsub_5_dsub_7 11103 0, // dsub_5_ssub_12_ssub_13_dsub_7 11104 0, // dsub_5_ssub_12_ssub_13 11105 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11106 }, 11107 { // tcGPR 11108 0, // dsub_0 11109 0, // dsub_1 11110 0, // dsub_2 11111 0, // dsub_3 11112 0, // dsub_4 11113 0, // dsub_5 11114 0, // dsub_6 11115 0, // dsub_7 11116 0, // gsub_0 11117 0, // gsub_1 11118 0, // qqsub_0 11119 0, // qqsub_1 11120 0, // qsub_0 11121 0, // qsub_1 11122 0, // qsub_2 11123 0, // qsub_3 11124 0, // ssub_0 11125 0, // ssub_1 11126 0, // ssub_2 11127 0, // ssub_3 11128 0, // ssub_4 11129 0, // ssub_5 11130 0, // ssub_6 11131 0, // ssub_7 11132 0, // ssub_8 11133 0, // ssub_9 11134 0, // ssub_10 11135 0, // ssub_11 11136 0, // ssub_12 11137 0, // ssub_13 11138 0, // ssub_14 11139 0, // ssub_15 11140 0, // ssub_0_ssub_1_ssub_4_ssub_5 11141 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11142 0, // ssub_2_ssub_3_ssub_6_ssub_7 11143 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11144 0, // ssub_2_ssub_3_ssub_4_ssub_5 11145 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11146 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11147 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11148 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11149 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11150 0, // ssub_4_ssub_5_ssub_8_ssub_9 11151 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11152 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11153 0, // ssub_6_ssub_7_dsub_5 11154 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11155 0, // ssub_6_ssub_7_dsub_5_dsub_7 11156 0, // ssub_6_ssub_7_ssub_8_ssub_9 11157 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11158 0, // ssub_8_ssub_9_ssub_12_ssub_13 11159 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11160 0, // dsub_5_dsub_7 11161 0, // dsub_5_ssub_12_ssub_13_dsub_7 11162 0, // dsub_5_ssub_12_ssub_13 11163 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11164 }, 11165 { // GPRnoip_and_tcGPR 11166 0, // dsub_0 11167 0, // dsub_1 11168 0, // dsub_2 11169 0, // dsub_3 11170 0, // dsub_4 11171 0, // dsub_5 11172 0, // dsub_6 11173 0, // dsub_7 11174 0, // gsub_0 11175 0, // gsub_1 11176 0, // qqsub_0 11177 0, // qqsub_1 11178 0, // qsub_0 11179 0, // qsub_1 11180 0, // qsub_2 11181 0, // qsub_3 11182 0, // ssub_0 11183 0, // ssub_1 11184 0, // ssub_2 11185 0, // ssub_3 11186 0, // ssub_4 11187 0, // ssub_5 11188 0, // ssub_6 11189 0, // ssub_7 11190 0, // ssub_8 11191 0, // ssub_9 11192 0, // ssub_10 11193 0, // ssub_11 11194 0, // ssub_12 11195 0, // ssub_13 11196 0, // ssub_14 11197 0, // ssub_15 11198 0, // ssub_0_ssub_1_ssub_4_ssub_5 11199 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11200 0, // ssub_2_ssub_3_ssub_6_ssub_7 11201 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11202 0, // ssub_2_ssub_3_ssub_4_ssub_5 11203 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11204 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11205 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11206 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11207 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11208 0, // ssub_4_ssub_5_ssub_8_ssub_9 11209 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11210 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11211 0, // ssub_6_ssub_7_dsub_5 11212 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11213 0, // ssub_6_ssub_7_dsub_5_dsub_7 11214 0, // ssub_6_ssub_7_ssub_8_ssub_9 11215 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11216 0, // ssub_8_ssub_9_ssub_12_ssub_13 11217 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11218 0, // dsub_5_dsub_7 11219 0, // dsub_5_ssub_12_ssub_13_dsub_7 11220 0, // dsub_5_ssub_12_ssub_13 11221 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11222 }, 11223 { // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR 11224 0, // dsub_0 11225 0, // dsub_1 11226 0, // dsub_2 11227 0, // dsub_3 11228 0, // dsub_4 11229 0, // dsub_5 11230 0, // dsub_6 11231 0, // dsub_7 11232 0, // gsub_0 11233 0, // gsub_1 11234 0, // qqsub_0 11235 0, // qqsub_1 11236 0, // qsub_0 11237 0, // qsub_1 11238 0, // qsub_2 11239 0, // qsub_3 11240 0, // ssub_0 11241 0, // ssub_1 11242 0, // ssub_2 11243 0, // ssub_3 11244 0, // ssub_4 11245 0, // ssub_5 11246 0, // ssub_6 11247 0, // ssub_7 11248 0, // ssub_8 11249 0, // ssub_9 11250 0, // ssub_10 11251 0, // ssub_11 11252 0, // ssub_12 11253 0, // ssub_13 11254 0, // ssub_14 11255 0, // ssub_15 11256 0, // ssub_0_ssub_1_ssub_4_ssub_5 11257 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11258 0, // ssub_2_ssub_3_ssub_6_ssub_7 11259 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11260 0, // ssub_2_ssub_3_ssub_4_ssub_5 11261 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11262 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11263 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11264 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11265 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11266 0, // ssub_4_ssub_5_ssub_8_ssub_9 11267 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11268 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11269 0, // ssub_6_ssub_7_dsub_5 11270 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11271 0, // ssub_6_ssub_7_dsub_5_dsub_7 11272 0, // ssub_6_ssub_7_ssub_8_ssub_9 11273 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11274 0, // ssub_8_ssub_9_ssub_12_ssub_13 11275 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11276 0, // dsub_5_dsub_7 11277 0, // dsub_5_ssub_12_ssub_13_dsub_7 11278 0, // dsub_5_ssub_12_ssub_13 11279 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11280 }, 11281 { // hGPR_and_tGPREven 11282 0, // dsub_0 11283 0, // dsub_1 11284 0, // dsub_2 11285 0, // dsub_3 11286 0, // dsub_4 11287 0, // dsub_5 11288 0, // dsub_6 11289 0, // dsub_7 11290 0, // gsub_0 11291 0, // gsub_1 11292 0, // qqsub_0 11293 0, // qqsub_1 11294 0, // qsub_0 11295 0, // qsub_1 11296 0, // qsub_2 11297 0, // qsub_3 11298 0, // ssub_0 11299 0, // ssub_1 11300 0, // ssub_2 11301 0, // ssub_3 11302 0, // ssub_4 11303 0, // ssub_5 11304 0, // ssub_6 11305 0, // ssub_7 11306 0, // ssub_8 11307 0, // ssub_9 11308 0, // ssub_10 11309 0, // ssub_11 11310 0, // ssub_12 11311 0, // ssub_13 11312 0, // ssub_14 11313 0, // ssub_15 11314 0, // ssub_0_ssub_1_ssub_4_ssub_5 11315 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11316 0, // ssub_2_ssub_3_ssub_6_ssub_7 11317 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11318 0, // ssub_2_ssub_3_ssub_4_ssub_5 11319 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11320 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11321 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11322 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11323 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11324 0, // ssub_4_ssub_5_ssub_8_ssub_9 11325 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11326 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11327 0, // ssub_6_ssub_7_dsub_5 11328 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11329 0, // ssub_6_ssub_7_dsub_5_dsub_7 11330 0, // ssub_6_ssub_7_ssub_8_ssub_9 11331 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11332 0, // ssub_8_ssub_9_ssub_12_ssub_13 11333 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11334 0, // dsub_5_dsub_7 11335 0, // dsub_5_ssub_12_ssub_13_dsub_7 11336 0, // dsub_5_ssub_12_ssub_13 11337 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11338 }, 11339 { // tGPR_and_tGPREven 11340 0, // dsub_0 11341 0, // dsub_1 11342 0, // dsub_2 11343 0, // dsub_3 11344 0, // dsub_4 11345 0, // dsub_5 11346 0, // dsub_6 11347 0, // dsub_7 11348 0, // gsub_0 11349 0, // gsub_1 11350 0, // qqsub_0 11351 0, // qqsub_1 11352 0, // qsub_0 11353 0, // qsub_1 11354 0, // qsub_2 11355 0, // qsub_3 11356 0, // ssub_0 11357 0, // ssub_1 11358 0, // ssub_2 11359 0, // ssub_3 11360 0, // ssub_4 11361 0, // ssub_5 11362 0, // ssub_6 11363 0, // ssub_7 11364 0, // ssub_8 11365 0, // ssub_9 11366 0, // ssub_10 11367 0, // ssub_11 11368 0, // ssub_12 11369 0, // ssub_13 11370 0, // ssub_14 11371 0, // ssub_15 11372 0, // ssub_0_ssub_1_ssub_4_ssub_5 11373 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11374 0, // ssub_2_ssub_3_ssub_6_ssub_7 11375 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11376 0, // ssub_2_ssub_3_ssub_4_ssub_5 11377 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11378 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11379 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11380 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11381 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11382 0, // ssub_4_ssub_5_ssub_8_ssub_9 11383 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11384 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11385 0, // ssub_6_ssub_7_dsub_5 11386 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11387 0, // ssub_6_ssub_7_dsub_5_dsub_7 11388 0, // ssub_6_ssub_7_ssub_8_ssub_9 11389 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11390 0, // ssub_8_ssub_9_ssub_12_ssub_13 11391 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11392 0, // dsub_5_dsub_7 11393 0, // dsub_5_ssub_12_ssub_13_dsub_7 11394 0, // dsub_5_ssub_12_ssub_13 11395 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11396 }, 11397 { // tGPR_and_tGPROdd 11398 0, // dsub_0 11399 0, // dsub_1 11400 0, // dsub_2 11401 0, // dsub_3 11402 0, // dsub_4 11403 0, // dsub_5 11404 0, // dsub_6 11405 0, // dsub_7 11406 0, // gsub_0 11407 0, // gsub_1 11408 0, // qqsub_0 11409 0, // qqsub_1 11410 0, // qsub_0 11411 0, // qsub_1 11412 0, // qsub_2 11413 0, // qsub_3 11414 0, // ssub_0 11415 0, // ssub_1 11416 0, // ssub_2 11417 0, // ssub_3 11418 0, // ssub_4 11419 0, // ssub_5 11420 0, // ssub_6 11421 0, // ssub_7 11422 0, // ssub_8 11423 0, // ssub_9 11424 0, // ssub_10 11425 0, // ssub_11 11426 0, // ssub_12 11427 0, // ssub_13 11428 0, // ssub_14 11429 0, // ssub_15 11430 0, // ssub_0_ssub_1_ssub_4_ssub_5 11431 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11432 0, // ssub_2_ssub_3_ssub_6_ssub_7 11433 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11434 0, // ssub_2_ssub_3_ssub_4_ssub_5 11435 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11436 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11437 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11438 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11439 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11440 0, // ssub_4_ssub_5_ssub_8_ssub_9 11441 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11442 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11443 0, // ssub_6_ssub_7_dsub_5 11444 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11445 0, // ssub_6_ssub_7_dsub_5_dsub_7 11446 0, // ssub_6_ssub_7_ssub_8_ssub_9 11447 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11448 0, // ssub_8_ssub_9_ssub_12_ssub_13 11449 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11450 0, // dsub_5_dsub_7 11451 0, // dsub_5_ssub_12_ssub_13_dsub_7 11452 0, // dsub_5_ssub_12_ssub_13 11453 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11454 }, 11455 { // tGPREven_and_tcGPR 11456 0, // dsub_0 11457 0, // dsub_1 11458 0, // dsub_2 11459 0, // dsub_3 11460 0, // dsub_4 11461 0, // dsub_5 11462 0, // dsub_6 11463 0, // dsub_7 11464 0, // gsub_0 11465 0, // gsub_1 11466 0, // qqsub_0 11467 0, // qqsub_1 11468 0, // qsub_0 11469 0, // qsub_1 11470 0, // qsub_2 11471 0, // qsub_3 11472 0, // ssub_0 11473 0, // ssub_1 11474 0, // ssub_2 11475 0, // ssub_3 11476 0, // ssub_4 11477 0, // ssub_5 11478 0, // ssub_6 11479 0, // ssub_7 11480 0, // ssub_8 11481 0, // ssub_9 11482 0, // ssub_10 11483 0, // ssub_11 11484 0, // ssub_12 11485 0, // ssub_13 11486 0, // ssub_14 11487 0, // ssub_15 11488 0, // ssub_0_ssub_1_ssub_4_ssub_5 11489 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11490 0, // ssub_2_ssub_3_ssub_6_ssub_7 11491 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11492 0, // ssub_2_ssub_3_ssub_4_ssub_5 11493 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11494 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11495 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11496 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11497 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11498 0, // ssub_4_ssub_5_ssub_8_ssub_9 11499 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11500 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11501 0, // ssub_6_ssub_7_dsub_5 11502 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11503 0, // ssub_6_ssub_7_dsub_5_dsub_7 11504 0, // ssub_6_ssub_7_ssub_8_ssub_9 11505 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11506 0, // ssub_8_ssub_9_ssub_12_ssub_13 11507 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11508 0, // dsub_5_dsub_7 11509 0, // dsub_5_ssub_12_ssub_13_dsub_7 11510 0, // dsub_5_ssub_12_ssub_13 11511 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11512 }, 11513 { // hGPR_and_GPRnoip_and_tGPREven 11514 0, // dsub_0 11515 0, // dsub_1 11516 0, // dsub_2 11517 0, // dsub_3 11518 0, // dsub_4 11519 0, // dsub_5 11520 0, // dsub_6 11521 0, // dsub_7 11522 0, // gsub_0 11523 0, // gsub_1 11524 0, // qqsub_0 11525 0, // qqsub_1 11526 0, // qsub_0 11527 0, // qsub_1 11528 0, // qsub_2 11529 0, // qsub_3 11530 0, // ssub_0 11531 0, // ssub_1 11532 0, // ssub_2 11533 0, // ssub_3 11534 0, // ssub_4 11535 0, // ssub_5 11536 0, // ssub_6 11537 0, // ssub_7 11538 0, // ssub_8 11539 0, // ssub_9 11540 0, // ssub_10 11541 0, // ssub_11 11542 0, // ssub_12 11543 0, // ssub_13 11544 0, // ssub_14 11545 0, // ssub_15 11546 0, // ssub_0_ssub_1_ssub_4_ssub_5 11547 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11548 0, // ssub_2_ssub_3_ssub_6_ssub_7 11549 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11550 0, // ssub_2_ssub_3_ssub_4_ssub_5 11551 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11552 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11553 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11554 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11555 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11556 0, // ssub_4_ssub_5_ssub_8_ssub_9 11557 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11558 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11559 0, // ssub_6_ssub_7_dsub_5 11560 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11561 0, // ssub_6_ssub_7_dsub_5_dsub_7 11562 0, // ssub_6_ssub_7_ssub_8_ssub_9 11563 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11564 0, // ssub_8_ssub_9_ssub_12_ssub_13 11565 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11566 0, // dsub_5_dsub_7 11567 0, // dsub_5_ssub_12_ssub_13_dsub_7 11568 0, // dsub_5_ssub_12_ssub_13 11569 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11570 }, 11571 { // hGPR_and_tGPROdd 11572 0, // dsub_0 11573 0, // dsub_1 11574 0, // dsub_2 11575 0, // dsub_3 11576 0, // dsub_4 11577 0, // dsub_5 11578 0, // dsub_6 11579 0, // dsub_7 11580 0, // gsub_0 11581 0, // gsub_1 11582 0, // qqsub_0 11583 0, // qqsub_1 11584 0, // qsub_0 11585 0, // qsub_1 11586 0, // qsub_2 11587 0, // qsub_3 11588 0, // ssub_0 11589 0, // ssub_1 11590 0, // ssub_2 11591 0, // ssub_3 11592 0, // ssub_4 11593 0, // ssub_5 11594 0, // ssub_6 11595 0, // ssub_7 11596 0, // ssub_8 11597 0, // ssub_9 11598 0, // ssub_10 11599 0, // ssub_11 11600 0, // ssub_12 11601 0, // ssub_13 11602 0, // ssub_14 11603 0, // ssub_15 11604 0, // ssub_0_ssub_1_ssub_4_ssub_5 11605 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11606 0, // ssub_2_ssub_3_ssub_6_ssub_7 11607 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11608 0, // ssub_2_ssub_3_ssub_4_ssub_5 11609 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11610 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11611 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11612 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11613 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11614 0, // ssub_4_ssub_5_ssub_8_ssub_9 11615 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11616 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11617 0, // ssub_6_ssub_7_dsub_5 11618 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11619 0, // ssub_6_ssub_7_dsub_5_dsub_7 11620 0, // ssub_6_ssub_7_ssub_8_ssub_9 11621 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11622 0, // ssub_8_ssub_9_ssub_12_ssub_13 11623 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11624 0, // dsub_5_dsub_7 11625 0, // dsub_5_ssub_12_ssub_13_dsub_7 11626 0, // dsub_5_ssub_12_ssub_13 11627 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11628 }, 11629 { // tGPREven_and_GPRnoip_and_tcGPR 11630 0, // dsub_0 11631 0, // dsub_1 11632 0, // dsub_2 11633 0, // dsub_3 11634 0, // dsub_4 11635 0, // dsub_5 11636 0, // dsub_6 11637 0, // dsub_7 11638 0, // gsub_0 11639 0, // gsub_1 11640 0, // qqsub_0 11641 0, // qqsub_1 11642 0, // qsub_0 11643 0, // qsub_1 11644 0, // qsub_2 11645 0, // qsub_3 11646 0, // ssub_0 11647 0, // ssub_1 11648 0, // ssub_2 11649 0, // ssub_3 11650 0, // ssub_4 11651 0, // ssub_5 11652 0, // ssub_6 11653 0, // ssub_7 11654 0, // ssub_8 11655 0, // ssub_9 11656 0, // ssub_10 11657 0, // ssub_11 11658 0, // ssub_12 11659 0, // ssub_13 11660 0, // ssub_14 11661 0, // ssub_15 11662 0, // ssub_0_ssub_1_ssub_4_ssub_5 11663 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11664 0, // ssub_2_ssub_3_ssub_6_ssub_7 11665 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11666 0, // ssub_2_ssub_3_ssub_4_ssub_5 11667 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11668 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11669 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11670 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11671 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11672 0, // ssub_4_ssub_5_ssub_8_ssub_9 11673 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11674 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11675 0, // ssub_6_ssub_7_dsub_5 11676 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11677 0, // ssub_6_ssub_7_dsub_5_dsub_7 11678 0, // ssub_6_ssub_7_ssub_8_ssub_9 11679 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11680 0, // ssub_8_ssub_9_ssub_12_ssub_13 11681 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11682 0, // dsub_5_dsub_7 11683 0, // dsub_5_ssub_12_ssub_13_dsub_7 11684 0, // dsub_5_ssub_12_ssub_13 11685 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11686 }, 11687 { // tGPROdd_and_tcGPR 11688 0, // dsub_0 11689 0, // dsub_1 11690 0, // dsub_2 11691 0, // dsub_3 11692 0, // dsub_4 11693 0, // dsub_5 11694 0, // dsub_6 11695 0, // dsub_7 11696 0, // gsub_0 11697 0, // gsub_1 11698 0, // qqsub_0 11699 0, // qqsub_1 11700 0, // qsub_0 11701 0, // qsub_1 11702 0, // qsub_2 11703 0, // qsub_3 11704 0, // ssub_0 11705 0, // ssub_1 11706 0, // ssub_2 11707 0, // ssub_3 11708 0, // ssub_4 11709 0, // ssub_5 11710 0, // ssub_6 11711 0, // ssub_7 11712 0, // ssub_8 11713 0, // ssub_9 11714 0, // ssub_10 11715 0, // ssub_11 11716 0, // ssub_12 11717 0, // ssub_13 11718 0, // ssub_14 11719 0, // ssub_15 11720 0, // ssub_0_ssub_1_ssub_4_ssub_5 11721 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11722 0, // ssub_2_ssub_3_ssub_6_ssub_7 11723 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11724 0, // ssub_2_ssub_3_ssub_4_ssub_5 11725 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11726 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11727 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11728 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11729 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11730 0, // ssub_4_ssub_5_ssub_8_ssub_9 11731 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11732 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11733 0, // ssub_6_ssub_7_dsub_5 11734 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11735 0, // ssub_6_ssub_7_dsub_5_dsub_7 11736 0, // ssub_6_ssub_7_ssub_8_ssub_9 11737 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11738 0, // ssub_8_ssub_9_ssub_12_ssub_13 11739 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11740 0, // dsub_5_dsub_7 11741 0, // dsub_5_ssub_12_ssub_13_dsub_7 11742 0, // dsub_5_ssub_12_ssub_13 11743 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11744 }, 11745 { // CCR 11746 0, // dsub_0 11747 0, // dsub_1 11748 0, // dsub_2 11749 0, // dsub_3 11750 0, // dsub_4 11751 0, // dsub_5 11752 0, // dsub_6 11753 0, // dsub_7 11754 0, // gsub_0 11755 0, // gsub_1 11756 0, // qqsub_0 11757 0, // qqsub_1 11758 0, // qsub_0 11759 0, // qsub_1 11760 0, // qsub_2 11761 0, // qsub_3 11762 0, // ssub_0 11763 0, // ssub_1 11764 0, // ssub_2 11765 0, // ssub_3 11766 0, // ssub_4 11767 0, // ssub_5 11768 0, // ssub_6 11769 0, // ssub_7 11770 0, // ssub_8 11771 0, // ssub_9 11772 0, // ssub_10 11773 0, // ssub_11 11774 0, // ssub_12 11775 0, // ssub_13 11776 0, // ssub_14 11777 0, // ssub_15 11778 0, // ssub_0_ssub_1_ssub_4_ssub_5 11779 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11780 0, // ssub_2_ssub_3_ssub_6_ssub_7 11781 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11782 0, // ssub_2_ssub_3_ssub_4_ssub_5 11783 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11784 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11785 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11786 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11787 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11788 0, // ssub_4_ssub_5_ssub_8_ssub_9 11789 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11790 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11791 0, // ssub_6_ssub_7_dsub_5 11792 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11793 0, // ssub_6_ssub_7_dsub_5_dsub_7 11794 0, // ssub_6_ssub_7_ssub_8_ssub_9 11795 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11796 0, // ssub_8_ssub_9_ssub_12_ssub_13 11797 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11798 0, // dsub_5_dsub_7 11799 0, // dsub_5_ssub_12_ssub_13_dsub_7 11800 0, // dsub_5_ssub_12_ssub_13 11801 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11802 }, 11803 { // FPCXTRegs 11804 0, // dsub_0 11805 0, // dsub_1 11806 0, // dsub_2 11807 0, // dsub_3 11808 0, // dsub_4 11809 0, // dsub_5 11810 0, // dsub_6 11811 0, // dsub_7 11812 0, // gsub_0 11813 0, // gsub_1 11814 0, // qqsub_0 11815 0, // qqsub_1 11816 0, // qsub_0 11817 0, // qsub_1 11818 0, // qsub_2 11819 0, // qsub_3 11820 0, // ssub_0 11821 0, // ssub_1 11822 0, // ssub_2 11823 0, // ssub_3 11824 0, // ssub_4 11825 0, // ssub_5 11826 0, // ssub_6 11827 0, // ssub_7 11828 0, // ssub_8 11829 0, // ssub_9 11830 0, // ssub_10 11831 0, // ssub_11 11832 0, // ssub_12 11833 0, // ssub_13 11834 0, // ssub_14 11835 0, // ssub_15 11836 0, // ssub_0_ssub_1_ssub_4_ssub_5 11837 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11838 0, // ssub_2_ssub_3_ssub_6_ssub_7 11839 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11840 0, // ssub_2_ssub_3_ssub_4_ssub_5 11841 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11842 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11843 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11844 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11845 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11846 0, // ssub_4_ssub_5_ssub_8_ssub_9 11847 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11848 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11849 0, // ssub_6_ssub_7_dsub_5 11850 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11851 0, // ssub_6_ssub_7_dsub_5_dsub_7 11852 0, // ssub_6_ssub_7_ssub_8_ssub_9 11853 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11854 0, // ssub_8_ssub_9_ssub_12_ssub_13 11855 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11856 0, // dsub_5_dsub_7 11857 0, // dsub_5_ssub_12_ssub_13_dsub_7 11858 0, // dsub_5_ssub_12_ssub_13 11859 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11860 }, 11861 { // GPRlr 11862 0, // dsub_0 11863 0, // dsub_1 11864 0, // dsub_2 11865 0, // dsub_3 11866 0, // dsub_4 11867 0, // dsub_5 11868 0, // dsub_6 11869 0, // dsub_7 11870 0, // gsub_0 11871 0, // gsub_1 11872 0, // qqsub_0 11873 0, // qqsub_1 11874 0, // qsub_0 11875 0, // qsub_1 11876 0, // qsub_2 11877 0, // qsub_3 11878 0, // ssub_0 11879 0, // ssub_1 11880 0, // ssub_2 11881 0, // ssub_3 11882 0, // ssub_4 11883 0, // ssub_5 11884 0, // ssub_6 11885 0, // ssub_7 11886 0, // ssub_8 11887 0, // ssub_9 11888 0, // ssub_10 11889 0, // ssub_11 11890 0, // ssub_12 11891 0, // ssub_13 11892 0, // ssub_14 11893 0, // ssub_15 11894 0, // ssub_0_ssub_1_ssub_4_ssub_5 11895 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11896 0, // ssub_2_ssub_3_ssub_6_ssub_7 11897 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11898 0, // ssub_2_ssub_3_ssub_4_ssub_5 11899 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11900 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11901 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11902 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11903 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11904 0, // ssub_4_ssub_5_ssub_8_ssub_9 11905 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11906 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11907 0, // ssub_6_ssub_7_dsub_5 11908 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11909 0, // ssub_6_ssub_7_dsub_5_dsub_7 11910 0, // ssub_6_ssub_7_ssub_8_ssub_9 11911 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11912 0, // ssub_8_ssub_9_ssub_12_ssub_13 11913 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11914 0, // dsub_5_dsub_7 11915 0, // dsub_5_ssub_12_ssub_13_dsub_7 11916 0, // dsub_5_ssub_12_ssub_13 11917 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11918 }, 11919 { // GPRsp 11920 0, // dsub_0 11921 0, // dsub_1 11922 0, // dsub_2 11923 0, // dsub_3 11924 0, // dsub_4 11925 0, // dsub_5 11926 0, // dsub_6 11927 0, // dsub_7 11928 0, // gsub_0 11929 0, // gsub_1 11930 0, // qqsub_0 11931 0, // qqsub_1 11932 0, // qsub_0 11933 0, // qsub_1 11934 0, // qsub_2 11935 0, // qsub_3 11936 0, // ssub_0 11937 0, // ssub_1 11938 0, // ssub_2 11939 0, // ssub_3 11940 0, // ssub_4 11941 0, // ssub_5 11942 0, // ssub_6 11943 0, // ssub_7 11944 0, // ssub_8 11945 0, // ssub_9 11946 0, // ssub_10 11947 0, // ssub_11 11948 0, // ssub_12 11949 0, // ssub_13 11950 0, // ssub_14 11951 0, // ssub_15 11952 0, // ssub_0_ssub_1_ssub_4_ssub_5 11953 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 11954 0, // ssub_2_ssub_3_ssub_6_ssub_7 11955 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 11956 0, // ssub_2_ssub_3_ssub_4_ssub_5 11957 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 11958 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11959 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 11960 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 11961 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11962 0, // ssub_4_ssub_5_ssub_8_ssub_9 11963 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 11964 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 11965 0, // ssub_6_ssub_7_dsub_5 11966 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 11967 0, // ssub_6_ssub_7_dsub_5_dsub_7 11968 0, // ssub_6_ssub_7_ssub_8_ssub_9 11969 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11970 0, // ssub_8_ssub_9_ssub_12_ssub_13 11971 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 11972 0, // dsub_5_dsub_7 11973 0, // dsub_5_ssub_12_ssub_13_dsub_7 11974 0, // dsub_5_ssub_12_ssub_13 11975 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 11976 }, 11977 { // VCCR 11978 0, // dsub_0 11979 0, // dsub_1 11980 0, // dsub_2 11981 0, // dsub_3 11982 0, // dsub_4 11983 0, // dsub_5 11984 0, // dsub_6 11985 0, // dsub_7 11986 0, // gsub_0 11987 0, // gsub_1 11988 0, // qqsub_0 11989 0, // qqsub_1 11990 0, // qsub_0 11991 0, // qsub_1 11992 0, // qsub_2 11993 0, // qsub_3 11994 0, // ssub_0 11995 0, // ssub_1 11996 0, // ssub_2 11997 0, // ssub_3 11998 0, // ssub_4 11999 0, // ssub_5 12000 0, // ssub_6 12001 0, // ssub_7 12002 0, // ssub_8 12003 0, // ssub_9 12004 0, // ssub_10 12005 0, // ssub_11 12006 0, // ssub_12 12007 0, // ssub_13 12008 0, // ssub_14 12009 0, // ssub_15 12010 0, // ssub_0_ssub_1_ssub_4_ssub_5 12011 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12012 0, // ssub_2_ssub_3_ssub_6_ssub_7 12013 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12014 0, // ssub_2_ssub_3_ssub_4_ssub_5 12015 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12016 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12017 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12018 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12019 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12020 0, // ssub_4_ssub_5_ssub_8_ssub_9 12021 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12022 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12023 0, // ssub_6_ssub_7_dsub_5 12024 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12025 0, // ssub_6_ssub_7_dsub_5_dsub_7 12026 0, // ssub_6_ssub_7_ssub_8_ssub_9 12027 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12028 0, // ssub_8_ssub_9_ssub_12_ssub_13 12029 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12030 0, // dsub_5_dsub_7 12031 0, // dsub_5_ssub_12_ssub_13_dsub_7 12032 0, // dsub_5_ssub_12_ssub_13 12033 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12034 }, 12035 { // cl_FPSCR_NZCV 12036 0, // dsub_0 12037 0, // dsub_1 12038 0, // dsub_2 12039 0, // dsub_3 12040 0, // dsub_4 12041 0, // dsub_5 12042 0, // dsub_6 12043 0, // dsub_7 12044 0, // gsub_0 12045 0, // gsub_1 12046 0, // qqsub_0 12047 0, // qqsub_1 12048 0, // qsub_0 12049 0, // qsub_1 12050 0, // qsub_2 12051 0, // qsub_3 12052 0, // ssub_0 12053 0, // ssub_1 12054 0, // ssub_2 12055 0, // ssub_3 12056 0, // ssub_4 12057 0, // ssub_5 12058 0, // ssub_6 12059 0, // ssub_7 12060 0, // ssub_8 12061 0, // ssub_9 12062 0, // ssub_10 12063 0, // ssub_11 12064 0, // ssub_12 12065 0, // ssub_13 12066 0, // ssub_14 12067 0, // ssub_15 12068 0, // ssub_0_ssub_1_ssub_4_ssub_5 12069 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12070 0, // ssub_2_ssub_3_ssub_6_ssub_7 12071 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12072 0, // ssub_2_ssub_3_ssub_4_ssub_5 12073 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12074 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12075 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12076 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12077 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12078 0, // ssub_4_ssub_5_ssub_8_ssub_9 12079 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12080 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12081 0, // ssub_6_ssub_7_dsub_5 12082 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12083 0, // ssub_6_ssub_7_dsub_5_dsub_7 12084 0, // ssub_6_ssub_7_ssub_8_ssub_9 12085 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12086 0, // ssub_8_ssub_9_ssub_12_ssub_13 12087 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12088 0, // dsub_5_dsub_7 12089 0, // dsub_5_ssub_12_ssub_13_dsub_7 12090 0, // dsub_5_ssub_12_ssub_13 12091 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12092 }, 12093 { // hGPR_and_tGPRwithpc 12094 0, // dsub_0 12095 0, // dsub_1 12096 0, // dsub_2 12097 0, // dsub_3 12098 0, // dsub_4 12099 0, // dsub_5 12100 0, // dsub_6 12101 0, // dsub_7 12102 0, // gsub_0 12103 0, // gsub_1 12104 0, // qqsub_0 12105 0, // qqsub_1 12106 0, // qsub_0 12107 0, // qsub_1 12108 0, // qsub_2 12109 0, // qsub_3 12110 0, // ssub_0 12111 0, // ssub_1 12112 0, // ssub_2 12113 0, // ssub_3 12114 0, // ssub_4 12115 0, // ssub_5 12116 0, // ssub_6 12117 0, // ssub_7 12118 0, // ssub_8 12119 0, // ssub_9 12120 0, // ssub_10 12121 0, // ssub_11 12122 0, // ssub_12 12123 0, // ssub_13 12124 0, // ssub_14 12125 0, // ssub_15 12126 0, // ssub_0_ssub_1_ssub_4_ssub_5 12127 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12128 0, // ssub_2_ssub_3_ssub_6_ssub_7 12129 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12130 0, // ssub_2_ssub_3_ssub_4_ssub_5 12131 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12132 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12133 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12134 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12135 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12136 0, // ssub_4_ssub_5_ssub_8_ssub_9 12137 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12138 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12139 0, // ssub_6_ssub_7_dsub_5 12140 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12141 0, // ssub_6_ssub_7_dsub_5_dsub_7 12142 0, // ssub_6_ssub_7_ssub_8_ssub_9 12143 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12144 0, // ssub_8_ssub_9_ssub_12_ssub_13 12145 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12146 0, // dsub_5_dsub_7 12147 0, // dsub_5_ssub_12_ssub_13_dsub_7 12148 0, // dsub_5_ssub_12_ssub_13 12149 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12150 }, 12151 { // hGPR_and_tcGPR 12152 0, // dsub_0 12153 0, // dsub_1 12154 0, // dsub_2 12155 0, // dsub_3 12156 0, // dsub_4 12157 0, // dsub_5 12158 0, // dsub_6 12159 0, // dsub_7 12160 0, // gsub_0 12161 0, // gsub_1 12162 0, // qqsub_0 12163 0, // qqsub_1 12164 0, // qsub_0 12165 0, // qsub_1 12166 0, // qsub_2 12167 0, // qsub_3 12168 0, // ssub_0 12169 0, // ssub_1 12170 0, // ssub_2 12171 0, // ssub_3 12172 0, // ssub_4 12173 0, // ssub_5 12174 0, // ssub_6 12175 0, // ssub_7 12176 0, // ssub_8 12177 0, // ssub_9 12178 0, // ssub_10 12179 0, // ssub_11 12180 0, // ssub_12 12181 0, // ssub_13 12182 0, // ssub_14 12183 0, // ssub_15 12184 0, // ssub_0_ssub_1_ssub_4_ssub_5 12185 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12186 0, // ssub_2_ssub_3_ssub_6_ssub_7 12187 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12188 0, // ssub_2_ssub_3_ssub_4_ssub_5 12189 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12190 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12191 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12192 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12193 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12194 0, // ssub_4_ssub_5_ssub_8_ssub_9 12195 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12196 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12197 0, // ssub_6_ssub_7_dsub_5 12198 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12199 0, // ssub_6_ssub_7_dsub_5_dsub_7 12200 0, // ssub_6_ssub_7_ssub_8_ssub_9 12201 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12202 0, // ssub_8_ssub_9_ssub_12_ssub_13 12203 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12204 0, // dsub_5_dsub_7 12205 0, // dsub_5_ssub_12_ssub_13_dsub_7 12206 0, // dsub_5_ssub_12_ssub_13 12207 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12208 }, 12209 { // DPR 12210 0, // dsub_0 12211 0, // dsub_1 12212 0, // dsub_2 12213 0, // dsub_3 12214 0, // dsub_4 12215 0, // dsub_5 12216 0, // dsub_6 12217 0, // dsub_7 12218 0, // gsub_0 12219 0, // gsub_1 12220 0, // qqsub_0 12221 0, // qqsub_1 12222 0, // qsub_0 12223 0, // qsub_1 12224 0, // qsub_2 12225 0, // qsub_3 12226 52, // ssub_0 -> DPR_VFP2 12227 52, // ssub_1 -> DPR_VFP2 12228 0, // ssub_2 12229 0, // ssub_3 12230 0, // ssub_4 12231 0, // ssub_5 12232 0, // ssub_6 12233 0, // ssub_7 12234 0, // ssub_8 12235 0, // ssub_9 12236 0, // ssub_10 12237 0, // ssub_11 12238 0, // ssub_12 12239 0, // ssub_13 12240 0, // ssub_14 12241 0, // ssub_15 12242 0, // ssub_0_ssub_1_ssub_4_ssub_5 12243 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12244 0, // ssub_2_ssub_3_ssub_6_ssub_7 12245 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12246 0, // ssub_2_ssub_3_ssub_4_ssub_5 12247 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12248 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12249 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12250 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12251 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12252 0, // ssub_4_ssub_5_ssub_8_ssub_9 12253 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12254 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12255 0, // ssub_6_ssub_7_dsub_5 12256 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12257 0, // ssub_6_ssub_7_dsub_5_dsub_7 12258 0, // ssub_6_ssub_7_ssub_8_ssub_9 12259 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12260 0, // ssub_8_ssub_9_ssub_12_ssub_13 12261 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12262 0, // dsub_5_dsub_7 12263 0, // dsub_5_ssub_12_ssub_13_dsub_7 12264 0, // dsub_5_ssub_12_ssub_13 12265 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12266 }, 12267 { // DPR_VFP2 12268 0, // dsub_0 12269 0, // dsub_1 12270 0, // dsub_2 12271 0, // dsub_3 12272 0, // dsub_4 12273 0, // dsub_5 12274 0, // dsub_6 12275 0, // dsub_7 12276 0, // gsub_0 12277 0, // gsub_1 12278 0, // qqsub_0 12279 0, // qqsub_1 12280 0, // qsub_0 12281 0, // qsub_1 12282 0, // qsub_2 12283 0, // qsub_3 12284 52, // ssub_0 -> DPR_VFP2 12285 52, // ssub_1 -> DPR_VFP2 12286 0, // ssub_2 12287 0, // ssub_3 12288 0, // ssub_4 12289 0, // ssub_5 12290 0, // ssub_6 12291 0, // ssub_7 12292 0, // ssub_8 12293 0, // ssub_9 12294 0, // ssub_10 12295 0, // ssub_11 12296 0, // ssub_12 12297 0, // ssub_13 12298 0, // ssub_14 12299 0, // ssub_15 12300 0, // ssub_0_ssub_1_ssub_4_ssub_5 12301 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12302 0, // ssub_2_ssub_3_ssub_6_ssub_7 12303 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12304 0, // ssub_2_ssub_3_ssub_4_ssub_5 12305 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12306 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12307 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12308 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12309 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12310 0, // ssub_4_ssub_5_ssub_8_ssub_9 12311 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12312 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12313 0, // ssub_6_ssub_7_dsub_5 12314 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12315 0, // ssub_6_ssub_7_dsub_5_dsub_7 12316 0, // ssub_6_ssub_7_ssub_8_ssub_9 12317 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12318 0, // ssub_8_ssub_9_ssub_12_ssub_13 12319 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12320 0, // dsub_5_dsub_7 12321 0, // dsub_5_ssub_12_ssub_13_dsub_7 12322 0, // dsub_5_ssub_12_ssub_13 12323 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12324 }, 12325 { // DPR_8 12326 0, // dsub_0 12327 0, // dsub_1 12328 0, // dsub_2 12329 0, // dsub_3 12330 0, // dsub_4 12331 0, // dsub_5 12332 0, // dsub_6 12333 0, // dsub_7 12334 0, // gsub_0 12335 0, // gsub_1 12336 0, // qqsub_0 12337 0, // qqsub_1 12338 0, // qsub_0 12339 0, // qsub_1 12340 0, // qsub_2 12341 0, // qsub_3 12342 53, // ssub_0 -> DPR_8 12343 53, // ssub_1 -> DPR_8 12344 0, // ssub_2 12345 0, // ssub_3 12346 0, // ssub_4 12347 0, // ssub_5 12348 0, // ssub_6 12349 0, // ssub_7 12350 0, // ssub_8 12351 0, // ssub_9 12352 0, // ssub_10 12353 0, // ssub_11 12354 0, // ssub_12 12355 0, // ssub_13 12356 0, // ssub_14 12357 0, // ssub_15 12358 0, // ssub_0_ssub_1_ssub_4_ssub_5 12359 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12360 0, // ssub_2_ssub_3_ssub_6_ssub_7 12361 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12362 0, // ssub_2_ssub_3_ssub_4_ssub_5 12363 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12364 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12365 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12366 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12367 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12368 0, // ssub_4_ssub_5_ssub_8_ssub_9 12369 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12370 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12371 0, // ssub_6_ssub_7_dsub_5 12372 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12373 0, // ssub_6_ssub_7_dsub_5_dsub_7 12374 0, // ssub_6_ssub_7_ssub_8_ssub_9 12375 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12376 0, // ssub_8_ssub_9_ssub_12_ssub_13 12377 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12378 0, // dsub_5_dsub_7 12379 0, // dsub_5_ssub_12_ssub_13_dsub_7 12380 0, // dsub_5_ssub_12_ssub_13 12381 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12382 }, 12383 { // GPRPair 12384 0, // dsub_0 12385 0, // dsub_1 12386 0, // dsub_2 12387 0, // dsub_3 12388 0, // dsub_4 12389 0, // dsub_5 12390 0, // dsub_6 12391 0, // dsub_7 12392 54, // gsub_0 -> GPRPair 12393 54, // gsub_1 -> GPRPair 12394 0, // qqsub_0 12395 0, // qqsub_1 12396 0, // qsub_0 12397 0, // qsub_1 12398 0, // qsub_2 12399 0, // qsub_3 12400 0, // ssub_0 12401 0, // ssub_1 12402 0, // ssub_2 12403 0, // ssub_3 12404 0, // ssub_4 12405 0, // ssub_5 12406 0, // ssub_6 12407 0, // ssub_7 12408 0, // ssub_8 12409 0, // ssub_9 12410 0, // ssub_10 12411 0, // ssub_11 12412 0, // ssub_12 12413 0, // ssub_13 12414 0, // ssub_14 12415 0, // ssub_15 12416 0, // ssub_0_ssub_1_ssub_4_ssub_5 12417 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12418 0, // ssub_2_ssub_3_ssub_6_ssub_7 12419 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12420 0, // ssub_2_ssub_3_ssub_4_ssub_5 12421 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12422 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12423 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12424 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12425 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12426 0, // ssub_4_ssub_5_ssub_8_ssub_9 12427 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12428 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12429 0, // ssub_6_ssub_7_dsub_5 12430 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12431 0, // ssub_6_ssub_7_dsub_5_dsub_7 12432 0, // ssub_6_ssub_7_ssub_8_ssub_9 12433 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12434 0, // ssub_8_ssub_9_ssub_12_ssub_13 12435 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12436 0, // dsub_5_dsub_7 12437 0, // dsub_5_ssub_12_ssub_13_dsub_7 12438 0, // dsub_5_ssub_12_ssub_13 12439 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12440 }, 12441 { // GPRPairnosp 12442 0, // dsub_0 12443 0, // dsub_1 12444 0, // dsub_2 12445 0, // dsub_3 12446 0, // dsub_4 12447 0, // dsub_5 12448 0, // dsub_6 12449 0, // dsub_7 12450 55, // gsub_0 -> GPRPairnosp 12451 55, // gsub_1 -> GPRPairnosp 12452 0, // qqsub_0 12453 0, // qqsub_1 12454 0, // qsub_0 12455 0, // qsub_1 12456 0, // qsub_2 12457 0, // qsub_3 12458 0, // ssub_0 12459 0, // ssub_1 12460 0, // ssub_2 12461 0, // ssub_3 12462 0, // ssub_4 12463 0, // ssub_5 12464 0, // ssub_6 12465 0, // ssub_7 12466 0, // ssub_8 12467 0, // ssub_9 12468 0, // ssub_10 12469 0, // ssub_11 12470 0, // ssub_12 12471 0, // ssub_13 12472 0, // ssub_14 12473 0, // ssub_15 12474 0, // ssub_0_ssub_1_ssub_4_ssub_5 12475 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12476 0, // ssub_2_ssub_3_ssub_6_ssub_7 12477 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12478 0, // ssub_2_ssub_3_ssub_4_ssub_5 12479 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12480 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12481 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12482 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12483 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12484 0, // ssub_4_ssub_5_ssub_8_ssub_9 12485 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12486 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12487 0, // ssub_6_ssub_7_dsub_5 12488 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12489 0, // ssub_6_ssub_7_dsub_5_dsub_7 12490 0, // ssub_6_ssub_7_ssub_8_ssub_9 12491 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12492 0, // ssub_8_ssub_9_ssub_12_ssub_13 12493 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12494 0, // dsub_5_dsub_7 12495 0, // dsub_5_ssub_12_ssub_13_dsub_7 12496 0, // dsub_5_ssub_12_ssub_13 12497 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12498 }, 12499 { // GPRPair_with_gsub_0_in_tGPR 12500 0, // dsub_0 12501 0, // dsub_1 12502 0, // dsub_2 12503 0, // dsub_3 12504 0, // dsub_4 12505 0, // dsub_5 12506 0, // dsub_6 12507 0, // dsub_7 12508 56, // gsub_0 -> GPRPair_with_gsub_0_in_tGPR 12509 56, // gsub_1 -> GPRPair_with_gsub_0_in_tGPR 12510 0, // qqsub_0 12511 0, // qqsub_1 12512 0, // qsub_0 12513 0, // qsub_1 12514 0, // qsub_2 12515 0, // qsub_3 12516 0, // ssub_0 12517 0, // ssub_1 12518 0, // ssub_2 12519 0, // ssub_3 12520 0, // ssub_4 12521 0, // ssub_5 12522 0, // ssub_6 12523 0, // ssub_7 12524 0, // ssub_8 12525 0, // ssub_9 12526 0, // ssub_10 12527 0, // ssub_11 12528 0, // ssub_12 12529 0, // ssub_13 12530 0, // ssub_14 12531 0, // ssub_15 12532 0, // ssub_0_ssub_1_ssub_4_ssub_5 12533 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12534 0, // ssub_2_ssub_3_ssub_6_ssub_7 12535 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12536 0, // ssub_2_ssub_3_ssub_4_ssub_5 12537 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12538 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12539 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12540 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12541 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12542 0, // ssub_4_ssub_5_ssub_8_ssub_9 12543 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12544 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12545 0, // ssub_6_ssub_7_dsub_5 12546 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12547 0, // ssub_6_ssub_7_dsub_5_dsub_7 12548 0, // ssub_6_ssub_7_ssub_8_ssub_9 12549 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12550 0, // ssub_8_ssub_9_ssub_12_ssub_13 12551 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12552 0, // dsub_5_dsub_7 12553 0, // dsub_5_ssub_12_ssub_13_dsub_7 12554 0, // dsub_5_ssub_12_ssub_13 12555 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12556 }, 12557 { // GPRPair_with_gsub_0_in_hGPR 12558 0, // dsub_0 12559 0, // dsub_1 12560 0, // dsub_2 12561 0, // dsub_3 12562 0, // dsub_4 12563 0, // dsub_5 12564 0, // dsub_6 12565 0, // dsub_7 12566 57, // gsub_0 -> GPRPair_with_gsub_0_in_hGPR 12567 57, // gsub_1 -> GPRPair_with_gsub_0_in_hGPR 12568 0, // qqsub_0 12569 0, // qqsub_1 12570 0, // qsub_0 12571 0, // qsub_1 12572 0, // qsub_2 12573 0, // qsub_3 12574 0, // ssub_0 12575 0, // ssub_1 12576 0, // ssub_2 12577 0, // ssub_3 12578 0, // ssub_4 12579 0, // ssub_5 12580 0, // ssub_6 12581 0, // ssub_7 12582 0, // ssub_8 12583 0, // ssub_9 12584 0, // ssub_10 12585 0, // ssub_11 12586 0, // ssub_12 12587 0, // ssub_13 12588 0, // ssub_14 12589 0, // ssub_15 12590 0, // ssub_0_ssub_1_ssub_4_ssub_5 12591 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12592 0, // ssub_2_ssub_3_ssub_6_ssub_7 12593 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12594 0, // ssub_2_ssub_3_ssub_4_ssub_5 12595 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12596 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12597 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12598 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12599 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12600 0, // ssub_4_ssub_5_ssub_8_ssub_9 12601 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12602 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12603 0, // ssub_6_ssub_7_dsub_5 12604 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12605 0, // ssub_6_ssub_7_dsub_5_dsub_7 12606 0, // ssub_6_ssub_7_ssub_8_ssub_9 12607 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12608 0, // ssub_8_ssub_9_ssub_12_ssub_13 12609 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12610 0, // dsub_5_dsub_7 12611 0, // dsub_5_ssub_12_ssub_13_dsub_7 12612 0, // dsub_5_ssub_12_ssub_13 12613 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12614 }, 12615 { // GPRPair_with_gsub_0_in_tcGPR 12616 0, // dsub_0 12617 0, // dsub_1 12618 0, // dsub_2 12619 0, // dsub_3 12620 0, // dsub_4 12621 0, // dsub_5 12622 0, // dsub_6 12623 0, // dsub_7 12624 58, // gsub_0 -> GPRPair_with_gsub_0_in_tcGPR 12625 58, // gsub_1 -> GPRPair_with_gsub_0_in_tcGPR 12626 0, // qqsub_0 12627 0, // qqsub_1 12628 0, // qsub_0 12629 0, // qsub_1 12630 0, // qsub_2 12631 0, // qsub_3 12632 0, // ssub_0 12633 0, // ssub_1 12634 0, // ssub_2 12635 0, // ssub_3 12636 0, // ssub_4 12637 0, // ssub_5 12638 0, // ssub_6 12639 0, // ssub_7 12640 0, // ssub_8 12641 0, // ssub_9 12642 0, // ssub_10 12643 0, // ssub_11 12644 0, // ssub_12 12645 0, // ssub_13 12646 0, // ssub_14 12647 0, // ssub_15 12648 0, // ssub_0_ssub_1_ssub_4_ssub_5 12649 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12650 0, // ssub_2_ssub_3_ssub_6_ssub_7 12651 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12652 0, // ssub_2_ssub_3_ssub_4_ssub_5 12653 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12654 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12655 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12656 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12657 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12658 0, // ssub_4_ssub_5_ssub_8_ssub_9 12659 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12660 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12661 0, // ssub_6_ssub_7_dsub_5 12662 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12663 0, // ssub_6_ssub_7_dsub_5_dsub_7 12664 0, // ssub_6_ssub_7_ssub_8_ssub_9 12665 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12666 0, // ssub_8_ssub_9_ssub_12_ssub_13 12667 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12668 0, // dsub_5_dsub_7 12669 0, // dsub_5_ssub_12_ssub_13_dsub_7 12670 0, // dsub_5_ssub_12_ssub_13 12671 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12672 }, 12673 { // GPRPair_with_gsub_1_in_tcGPR 12674 0, // dsub_0 12675 0, // dsub_1 12676 0, // dsub_2 12677 0, // dsub_3 12678 0, // dsub_4 12679 0, // dsub_5 12680 0, // dsub_6 12681 0, // dsub_7 12682 59, // gsub_0 -> GPRPair_with_gsub_1_in_tcGPR 12683 59, // gsub_1 -> GPRPair_with_gsub_1_in_tcGPR 12684 0, // qqsub_0 12685 0, // qqsub_1 12686 0, // qsub_0 12687 0, // qsub_1 12688 0, // qsub_2 12689 0, // qsub_3 12690 0, // ssub_0 12691 0, // ssub_1 12692 0, // ssub_2 12693 0, // ssub_3 12694 0, // ssub_4 12695 0, // ssub_5 12696 0, // ssub_6 12697 0, // ssub_7 12698 0, // ssub_8 12699 0, // ssub_9 12700 0, // ssub_10 12701 0, // ssub_11 12702 0, // ssub_12 12703 0, // ssub_13 12704 0, // ssub_14 12705 0, // ssub_15 12706 0, // ssub_0_ssub_1_ssub_4_ssub_5 12707 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12708 0, // ssub_2_ssub_3_ssub_6_ssub_7 12709 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12710 0, // ssub_2_ssub_3_ssub_4_ssub_5 12711 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12712 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12713 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12714 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12715 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12716 0, // ssub_4_ssub_5_ssub_8_ssub_9 12717 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12718 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12719 0, // ssub_6_ssub_7_dsub_5 12720 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12721 0, // ssub_6_ssub_7_dsub_5_dsub_7 12722 0, // ssub_6_ssub_7_ssub_8_ssub_9 12723 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12724 0, // ssub_8_ssub_9_ssub_12_ssub_13 12725 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12726 0, // dsub_5_dsub_7 12727 0, // dsub_5_ssub_12_ssub_13_dsub_7 12728 0, // dsub_5_ssub_12_ssub_13 12729 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12730 }, 12731 { // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR 12732 0, // dsub_0 12733 0, // dsub_1 12734 0, // dsub_2 12735 0, // dsub_3 12736 0, // dsub_4 12737 0, // dsub_5 12738 0, // dsub_6 12739 0, // dsub_7 12740 60, // gsub_0 -> GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR 12741 60, // gsub_1 -> GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR 12742 0, // qqsub_0 12743 0, // qqsub_1 12744 0, // qsub_0 12745 0, // qsub_1 12746 0, // qsub_2 12747 0, // qsub_3 12748 0, // ssub_0 12749 0, // ssub_1 12750 0, // ssub_2 12751 0, // ssub_3 12752 0, // ssub_4 12753 0, // ssub_5 12754 0, // ssub_6 12755 0, // ssub_7 12756 0, // ssub_8 12757 0, // ssub_9 12758 0, // ssub_10 12759 0, // ssub_11 12760 0, // ssub_12 12761 0, // ssub_13 12762 0, // ssub_14 12763 0, // ssub_15 12764 0, // ssub_0_ssub_1_ssub_4_ssub_5 12765 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12766 0, // ssub_2_ssub_3_ssub_6_ssub_7 12767 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12768 0, // ssub_2_ssub_3_ssub_4_ssub_5 12769 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12770 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12771 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12772 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12773 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12774 0, // ssub_4_ssub_5_ssub_8_ssub_9 12775 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12776 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12777 0, // ssub_6_ssub_7_dsub_5 12778 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12779 0, // ssub_6_ssub_7_dsub_5_dsub_7 12780 0, // ssub_6_ssub_7_ssub_8_ssub_9 12781 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12782 0, // ssub_8_ssub_9_ssub_12_ssub_13 12783 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12784 0, // dsub_5_dsub_7 12785 0, // dsub_5_ssub_12_ssub_13_dsub_7 12786 0, // dsub_5_ssub_12_ssub_13 12787 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12788 }, 12789 { // GPRPair_with_gsub_1_in_GPRsp 12790 0, // dsub_0 12791 0, // dsub_1 12792 0, // dsub_2 12793 0, // dsub_3 12794 0, // dsub_4 12795 0, // dsub_5 12796 0, // dsub_6 12797 0, // dsub_7 12798 61, // gsub_0 -> GPRPair_with_gsub_1_in_GPRsp 12799 61, // gsub_1 -> GPRPair_with_gsub_1_in_GPRsp 12800 0, // qqsub_0 12801 0, // qqsub_1 12802 0, // qsub_0 12803 0, // qsub_1 12804 0, // qsub_2 12805 0, // qsub_3 12806 0, // ssub_0 12807 0, // ssub_1 12808 0, // ssub_2 12809 0, // ssub_3 12810 0, // ssub_4 12811 0, // ssub_5 12812 0, // ssub_6 12813 0, // ssub_7 12814 0, // ssub_8 12815 0, // ssub_9 12816 0, // ssub_10 12817 0, // ssub_11 12818 0, // ssub_12 12819 0, // ssub_13 12820 0, // ssub_14 12821 0, // ssub_15 12822 0, // ssub_0_ssub_1_ssub_4_ssub_5 12823 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12824 0, // ssub_2_ssub_3_ssub_6_ssub_7 12825 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12826 0, // ssub_2_ssub_3_ssub_4_ssub_5 12827 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12828 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12829 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12830 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12831 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12832 0, // ssub_4_ssub_5_ssub_8_ssub_9 12833 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12834 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12835 0, // ssub_6_ssub_7_dsub_5 12836 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12837 0, // ssub_6_ssub_7_dsub_5_dsub_7 12838 0, // ssub_6_ssub_7_ssub_8_ssub_9 12839 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12840 0, // ssub_8_ssub_9_ssub_12_ssub_13 12841 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12842 0, // dsub_5_dsub_7 12843 0, // dsub_5_ssub_12_ssub_13_dsub_7 12844 0, // dsub_5_ssub_12_ssub_13 12845 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12846 }, 12847 { // DPairSpc 12848 62, // dsub_0 -> DPairSpc 12849 0, // dsub_1 12850 62, // dsub_2 -> DPairSpc 12851 0, // dsub_3 12852 0, // dsub_4 12853 0, // dsub_5 12854 0, // dsub_6 12855 0, // dsub_7 12856 0, // gsub_0 12857 0, // gsub_1 12858 0, // qqsub_0 12859 0, // qqsub_1 12860 0, // qsub_0 12861 0, // qsub_1 12862 0, // qsub_2 12863 0, // qsub_3 12864 63, // ssub_0 -> DPairSpc_with_ssub_0 12865 63, // ssub_1 -> DPairSpc_with_ssub_0 12866 0, // ssub_2 12867 0, // ssub_3 12868 64, // ssub_4 -> DPairSpc_with_ssub_4 12869 64, // ssub_5 -> DPairSpc_with_ssub_4 12870 0, // ssub_6 12871 0, // ssub_7 12872 0, // ssub_8 12873 0, // ssub_9 12874 0, // ssub_10 12875 0, // ssub_11 12876 0, // ssub_12 12877 0, // ssub_13 12878 0, // ssub_14 12879 0, // ssub_15 12880 0, // ssub_0_ssub_1_ssub_4_ssub_5 12881 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12882 0, // ssub_2_ssub_3_ssub_6_ssub_7 12883 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12884 0, // ssub_2_ssub_3_ssub_4_ssub_5 12885 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12886 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12887 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12888 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12889 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12890 0, // ssub_4_ssub_5_ssub_8_ssub_9 12891 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12892 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12893 0, // ssub_6_ssub_7_dsub_5 12894 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12895 0, // ssub_6_ssub_7_dsub_5_dsub_7 12896 0, // ssub_6_ssub_7_ssub_8_ssub_9 12897 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12898 0, // ssub_8_ssub_9_ssub_12_ssub_13 12899 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12900 0, // dsub_5_dsub_7 12901 0, // dsub_5_ssub_12_ssub_13_dsub_7 12902 0, // dsub_5_ssub_12_ssub_13 12903 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12904 }, 12905 { // DPairSpc_with_ssub_0 12906 63, // dsub_0 -> DPairSpc_with_ssub_0 12907 0, // dsub_1 12908 63, // dsub_2 -> DPairSpc_with_ssub_0 12909 0, // dsub_3 12910 0, // dsub_4 12911 0, // dsub_5 12912 0, // dsub_6 12913 0, // dsub_7 12914 0, // gsub_0 12915 0, // gsub_1 12916 0, // qqsub_0 12917 0, // qqsub_1 12918 0, // qsub_0 12919 0, // qsub_1 12920 0, // qsub_2 12921 0, // qsub_3 12922 63, // ssub_0 -> DPairSpc_with_ssub_0 12923 63, // ssub_1 -> DPairSpc_with_ssub_0 12924 0, // ssub_2 12925 0, // ssub_3 12926 64, // ssub_4 -> DPairSpc_with_ssub_4 12927 64, // ssub_5 -> DPairSpc_with_ssub_4 12928 0, // ssub_6 12929 0, // ssub_7 12930 0, // ssub_8 12931 0, // ssub_9 12932 0, // ssub_10 12933 0, // ssub_11 12934 0, // ssub_12 12935 0, // ssub_13 12936 0, // ssub_14 12937 0, // ssub_15 12938 0, // ssub_0_ssub_1_ssub_4_ssub_5 12939 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12940 0, // ssub_2_ssub_3_ssub_6_ssub_7 12941 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 12942 0, // ssub_2_ssub_3_ssub_4_ssub_5 12943 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 12944 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12945 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 12946 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 12947 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12948 0, // ssub_4_ssub_5_ssub_8_ssub_9 12949 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 12950 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 12951 0, // ssub_6_ssub_7_dsub_5 12952 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 12953 0, // ssub_6_ssub_7_dsub_5_dsub_7 12954 0, // ssub_6_ssub_7_ssub_8_ssub_9 12955 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12956 0, // ssub_8_ssub_9_ssub_12_ssub_13 12957 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 12958 0, // dsub_5_dsub_7 12959 0, // dsub_5_ssub_12_ssub_13_dsub_7 12960 0, // dsub_5_ssub_12_ssub_13 12961 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 12962 }, 12963 { // DPairSpc_with_ssub_4 12964 64, // dsub_0 -> DPairSpc_with_ssub_4 12965 0, // dsub_1 12966 64, // dsub_2 -> DPairSpc_with_ssub_4 12967 0, // dsub_3 12968 0, // dsub_4 12969 0, // dsub_5 12970 0, // dsub_6 12971 0, // dsub_7 12972 0, // gsub_0 12973 0, // gsub_1 12974 0, // qqsub_0 12975 0, // qqsub_1 12976 0, // qsub_0 12977 0, // qsub_1 12978 0, // qsub_2 12979 0, // qsub_3 12980 64, // ssub_0 -> DPairSpc_with_ssub_4 12981 64, // ssub_1 -> DPairSpc_with_ssub_4 12982 0, // ssub_2 12983 0, // ssub_3 12984 64, // ssub_4 -> DPairSpc_with_ssub_4 12985 64, // ssub_5 -> DPairSpc_with_ssub_4 12986 0, // ssub_6 12987 0, // ssub_7 12988 0, // ssub_8 12989 0, // ssub_9 12990 0, // ssub_10 12991 0, // ssub_11 12992 0, // ssub_12 12993 0, // ssub_13 12994 0, // ssub_14 12995 0, // ssub_15 12996 0, // ssub_0_ssub_1_ssub_4_ssub_5 12997 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 12998 0, // ssub_2_ssub_3_ssub_6_ssub_7 12999 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13000 0, // ssub_2_ssub_3_ssub_4_ssub_5 13001 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13002 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13003 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13004 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13005 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13006 0, // ssub_4_ssub_5_ssub_8_ssub_9 13007 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13008 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13009 0, // ssub_6_ssub_7_dsub_5 13010 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13011 0, // ssub_6_ssub_7_dsub_5_dsub_7 13012 0, // ssub_6_ssub_7_ssub_8_ssub_9 13013 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13014 0, // ssub_8_ssub_9_ssub_12_ssub_13 13015 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13016 0, // dsub_5_dsub_7 13017 0, // dsub_5_ssub_12_ssub_13_dsub_7 13018 0, // dsub_5_ssub_12_ssub_13 13019 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13020 }, 13021 { // DPairSpc_with_dsub_0_in_DPR_8 13022 65, // dsub_0 -> DPairSpc_with_dsub_0_in_DPR_8 13023 0, // dsub_1 13024 65, // dsub_2 -> DPairSpc_with_dsub_0_in_DPR_8 13025 0, // dsub_3 13026 0, // dsub_4 13027 0, // dsub_5 13028 0, // dsub_6 13029 0, // dsub_7 13030 0, // gsub_0 13031 0, // gsub_1 13032 0, // qqsub_0 13033 0, // qqsub_1 13034 0, // qsub_0 13035 0, // qsub_1 13036 0, // qsub_2 13037 0, // qsub_3 13038 65, // ssub_0 -> DPairSpc_with_dsub_0_in_DPR_8 13039 65, // ssub_1 -> DPairSpc_with_dsub_0_in_DPR_8 13040 0, // ssub_2 13041 0, // ssub_3 13042 65, // ssub_4 -> DPairSpc_with_dsub_0_in_DPR_8 13043 65, // ssub_5 -> DPairSpc_with_dsub_0_in_DPR_8 13044 0, // ssub_6 13045 0, // ssub_7 13046 0, // ssub_8 13047 0, // ssub_9 13048 0, // ssub_10 13049 0, // ssub_11 13050 0, // ssub_12 13051 0, // ssub_13 13052 0, // ssub_14 13053 0, // ssub_15 13054 0, // ssub_0_ssub_1_ssub_4_ssub_5 13055 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13056 0, // ssub_2_ssub_3_ssub_6_ssub_7 13057 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13058 0, // ssub_2_ssub_3_ssub_4_ssub_5 13059 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13060 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13061 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13062 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13063 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13064 0, // ssub_4_ssub_5_ssub_8_ssub_9 13065 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13066 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13067 0, // ssub_6_ssub_7_dsub_5 13068 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13069 0, // ssub_6_ssub_7_dsub_5_dsub_7 13070 0, // ssub_6_ssub_7_ssub_8_ssub_9 13071 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13072 0, // ssub_8_ssub_9_ssub_12_ssub_13 13073 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13074 0, // dsub_5_dsub_7 13075 0, // dsub_5_ssub_12_ssub_13_dsub_7 13076 0, // dsub_5_ssub_12_ssub_13 13077 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13078 }, 13079 { // DPairSpc_with_dsub_2_in_DPR_8 13080 66, // dsub_0 -> DPairSpc_with_dsub_2_in_DPR_8 13081 0, // dsub_1 13082 66, // dsub_2 -> DPairSpc_with_dsub_2_in_DPR_8 13083 0, // dsub_3 13084 0, // dsub_4 13085 0, // dsub_5 13086 0, // dsub_6 13087 0, // dsub_7 13088 0, // gsub_0 13089 0, // gsub_1 13090 0, // qqsub_0 13091 0, // qqsub_1 13092 0, // qsub_0 13093 0, // qsub_1 13094 0, // qsub_2 13095 0, // qsub_3 13096 66, // ssub_0 -> DPairSpc_with_dsub_2_in_DPR_8 13097 66, // ssub_1 -> DPairSpc_with_dsub_2_in_DPR_8 13098 0, // ssub_2 13099 0, // ssub_3 13100 66, // ssub_4 -> DPairSpc_with_dsub_2_in_DPR_8 13101 66, // ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 13102 0, // ssub_6 13103 0, // ssub_7 13104 0, // ssub_8 13105 0, // ssub_9 13106 0, // ssub_10 13107 0, // ssub_11 13108 0, // ssub_12 13109 0, // ssub_13 13110 0, // ssub_14 13111 0, // ssub_15 13112 0, // ssub_0_ssub_1_ssub_4_ssub_5 13113 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13114 0, // ssub_2_ssub_3_ssub_6_ssub_7 13115 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13116 0, // ssub_2_ssub_3_ssub_4_ssub_5 13117 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13118 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13119 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13120 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13121 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13122 0, // ssub_4_ssub_5_ssub_8_ssub_9 13123 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13124 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13125 0, // ssub_6_ssub_7_dsub_5 13126 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13127 0, // ssub_6_ssub_7_dsub_5_dsub_7 13128 0, // ssub_6_ssub_7_ssub_8_ssub_9 13129 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13130 0, // ssub_8_ssub_9_ssub_12_ssub_13 13131 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13132 0, // dsub_5_dsub_7 13133 0, // dsub_5_ssub_12_ssub_13_dsub_7 13134 0, // dsub_5_ssub_12_ssub_13 13135 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13136 }, 13137 { // DPair 13138 67, // dsub_0 -> DPair 13139 67, // dsub_1 -> DPair 13140 0, // dsub_2 13141 0, // dsub_3 13142 0, // dsub_4 13143 0, // dsub_5 13144 0, // dsub_6 13145 0, // dsub_7 13146 0, // gsub_0 13147 0, // gsub_1 13148 0, // qqsub_0 13149 0, // qqsub_1 13150 0, // qsub_0 13151 0, // qsub_1 13152 0, // qsub_2 13153 0, // qsub_3 13154 68, // ssub_0 -> DPair_with_ssub_0 13155 68, // ssub_1 -> DPair_with_ssub_0 13156 70, // ssub_2 -> DPair_with_ssub_2 13157 70, // ssub_3 -> DPair_with_ssub_2 13158 0, // ssub_4 13159 0, // ssub_5 13160 0, // ssub_6 13161 0, // ssub_7 13162 0, // ssub_8 13163 0, // ssub_9 13164 0, // ssub_10 13165 0, // ssub_11 13166 0, // ssub_12 13167 0, // ssub_13 13168 0, // ssub_14 13169 0, // ssub_15 13170 0, // ssub_0_ssub_1_ssub_4_ssub_5 13171 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13172 0, // ssub_2_ssub_3_ssub_6_ssub_7 13173 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13174 0, // ssub_2_ssub_3_ssub_4_ssub_5 13175 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13176 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13177 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13178 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13179 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13180 0, // ssub_4_ssub_5_ssub_8_ssub_9 13181 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13182 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13183 0, // ssub_6_ssub_7_dsub_5 13184 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13185 0, // ssub_6_ssub_7_dsub_5_dsub_7 13186 0, // ssub_6_ssub_7_ssub_8_ssub_9 13187 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13188 0, // ssub_8_ssub_9_ssub_12_ssub_13 13189 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13190 0, // dsub_5_dsub_7 13191 0, // dsub_5_ssub_12_ssub_13_dsub_7 13192 0, // dsub_5_ssub_12_ssub_13 13193 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13194 }, 13195 { // DPair_with_ssub_0 13196 68, // dsub_0 -> DPair_with_ssub_0 13197 68, // dsub_1 -> DPair_with_ssub_0 13198 0, // dsub_2 13199 0, // dsub_3 13200 0, // dsub_4 13201 0, // dsub_5 13202 0, // dsub_6 13203 0, // dsub_7 13204 0, // gsub_0 13205 0, // gsub_1 13206 0, // qqsub_0 13207 0, // qqsub_1 13208 0, // qsub_0 13209 0, // qsub_1 13210 0, // qsub_2 13211 0, // qsub_3 13212 68, // ssub_0 -> DPair_with_ssub_0 13213 68, // ssub_1 -> DPair_with_ssub_0 13214 70, // ssub_2 -> DPair_with_ssub_2 13215 70, // ssub_3 -> DPair_with_ssub_2 13216 0, // ssub_4 13217 0, // ssub_5 13218 0, // ssub_6 13219 0, // ssub_7 13220 0, // ssub_8 13221 0, // ssub_9 13222 0, // ssub_10 13223 0, // ssub_11 13224 0, // ssub_12 13225 0, // ssub_13 13226 0, // ssub_14 13227 0, // ssub_15 13228 0, // ssub_0_ssub_1_ssub_4_ssub_5 13229 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13230 0, // ssub_2_ssub_3_ssub_6_ssub_7 13231 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13232 0, // ssub_2_ssub_3_ssub_4_ssub_5 13233 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13234 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13235 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13236 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13237 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13238 0, // ssub_4_ssub_5_ssub_8_ssub_9 13239 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13240 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13241 0, // ssub_6_ssub_7_dsub_5 13242 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13243 0, // ssub_6_ssub_7_dsub_5_dsub_7 13244 0, // ssub_6_ssub_7_ssub_8_ssub_9 13245 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13246 0, // ssub_8_ssub_9_ssub_12_ssub_13 13247 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13248 0, // dsub_5_dsub_7 13249 0, // dsub_5_ssub_12_ssub_13_dsub_7 13250 0, // dsub_5_ssub_12_ssub_13 13251 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13252 }, 13253 { // QPR 13254 69, // dsub_0 -> QPR 13255 69, // dsub_1 -> QPR 13256 0, // dsub_2 13257 0, // dsub_3 13258 0, // dsub_4 13259 0, // dsub_5 13260 0, // dsub_6 13261 0, // dsub_7 13262 0, // gsub_0 13263 0, // gsub_1 13264 0, // qqsub_0 13265 0, // qqsub_1 13266 0, // qsub_0 13267 0, // qsub_1 13268 0, // qsub_2 13269 0, // qsub_3 13270 72, // ssub_0 -> MQPR 13271 72, // ssub_1 -> MQPR 13272 72, // ssub_2 -> MQPR 13273 72, // ssub_3 -> MQPR 13274 0, // ssub_4 13275 0, // ssub_5 13276 0, // ssub_6 13277 0, // ssub_7 13278 0, // ssub_8 13279 0, // ssub_9 13280 0, // ssub_10 13281 0, // ssub_11 13282 0, // ssub_12 13283 0, // ssub_13 13284 0, // ssub_14 13285 0, // ssub_15 13286 0, // ssub_0_ssub_1_ssub_4_ssub_5 13287 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13288 0, // ssub_2_ssub_3_ssub_6_ssub_7 13289 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13290 0, // ssub_2_ssub_3_ssub_4_ssub_5 13291 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13292 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13293 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13294 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13295 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13296 0, // ssub_4_ssub_5_ssub_8_ssub_9 13297 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13298 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13299 0, // ssub_6_ssub_7_dsub_5 13300 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13301 0, // ssub_6_ssub_7_dsub_5_dsub_7 13302 0, // ssub_6_ssub_7_ssub_8_ssub_9 13303 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13304 0, // ssub_8_ssub_9_ssub_12_ssub_13 13305 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13306 0, // dsub_5_dsub_7 13307 0, // dsub_5_ssub_12_ssub_13_dsub_7 13308 0, // dsub_5_ssub_12_ssub_13 13309 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13310 }, 13311 { // DPair_with_ssub_2 13312 70, // dsub_0 -> DPair_with_ssub_2 13313 70, // dsub_1 -> DPair_with_ssub_2 13314 0, // dsub_2 13315 0, // dsub_3 13316 0, // dsub_4 13317 0, // dsub_5 13318 0, // dsub_6 13319 0, // dsub_7 13320 0, // gsub_0 13321 0, // gsub_1 13322 0, // qqsub_0 13323 0, // qqsub_1 13324 0, // qsub_0 13325 0, // qsub_1 13326 0, // qsub_2 13327 0, // qsub_3 13328 70, // ssub_0 -> DPair_with_ssub_2 13329 70, // ssub_1 -> DPair_with_ssub_2 13330 70, // ssub_2 -> DPair_with_ssub_2 13331 70, // ssub_3 -> DPair_with_ssub_2 13332 0, // ssub_4 13333 0, // ssub_5 13334 0, // ssub_6 13335 0, // ssub_7 13336 0, // ssub_8 13337 0, // ssub_9 13338 0, // ssub_10 13339 0, // ssub_11 13340 0, // ssub_12 13341 0, // ssub_13 13342 0, // ssub_14 13343 0, // ssub_15 13344 0, // ssub_0_ssub_1_ssub_4_ssub_5 13345 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13346 0, // ssub_2_ssub_3_ssub_6_ssub_7 13347 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13348 0, // ssub_2_ssub_3_ssub_4_ssub_5 13349 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13350 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13351 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13352 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13353 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13354 0, // ssub_4_ssub_5_ssub_8_ssub_9 13355 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13356 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13357 0, // ssub_6_ssub_7_dsub_5 13358 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13359 0, // ssub_6_ssub_7_dsub_5_dsub_7 13360 0, // ssub_6_ssub_7_ssub_8_ssub_9 13361 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13362 0, // ssub_8_ssub_9_ssub_12_ssub_13 13363 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13364 0, // dsub_5_dsub_7 13365 0, // dsub_5_ssub_12_ssub_13_dsub_7 13366 0, // dsub_5_ssub_12_ssub_13 13367 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13368 }, 13369 { // DPair_with_dsub_0_in_DPR_8 13370 71, // dsub_0 -> DPair_with_dsub_0_in_DPR_8 13371 71, // dsub_1 -> DPair_with_dsub_0_in_DPR_8 13372 0, // dsub_2 13373 0, // dsub_3 13374 0, // dsub_4 13375 0, // dsub_5 13376 0, // dsub_6 13377 0, // dsub_7 13378 0, // gsub_0 13379 0, // gsub_1 13380 0, // qqsub_0 13381 0, // qqsub_1 13382 0, // qsub_0 13383 0, // qsub_1 13384 0, // qsub_2 13385 0, // qsub_3 13386 71, // ssub_0 -> DPair_with_dsub_0_in_DPR_8 13387 71, // ssub_1 -> DPair_with_dsub_0_in_DPR_8 13388 71, // ssub_2 -> DPair_with_dsub_0_in_DPR_8 13389 71, // ssub_3 -> DPair_with_dsub_0_in_DPR_8 13390 0, // ssub_4 13391 0, // ssub_5 13392 0, // ssub_6 13393 0, // ssub_7 13394 0, // ssub_8 13395 0, // ssub_9 13396 0, // ssub_10 13397 0, // ssub_11 13398 0, // ssub_12 13399 0, // ssub_13 13400 0, // ssub_14 13401 0, // ssub_15 13402 0, // ssub_0_ssub_1_ssub_4_ssub_5 13403 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13404 0, // ssub_2_ssub_3_ssub_6_ssub_7 13405 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13406 0, // ssub_2_ssub_3_ssub_4_ssub_5 13407 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13408 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13409 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13410 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13411 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13412 0, // ssub_4_ssub_5_ssub_8_ssub_9 13413 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13414 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13415 0, // ssub_6_ssub_7_dsub_5 13416 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13417 0, // ssub_6_ssub_7_dsub_5_dsub_7 13418 0, // ssub_6_ssub_7_ssub_8_ssub_9 13419 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13420 0, // ssub_8_ssub_9_ssub_12_ssub_13 13421 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13422 0, // dsub_5_dsub_7 13423 0, // dsub_5_ssub_12_ssub_13_dsub_7 13424 0, // dsub_5_ssub_12_ssub_13 13425 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13426 }, 13427 { // MQPR 13428 72, // dsub_0 -> MQPR 13429 72, // dsub_1 -> MQPR 13430 0, // dsub_2 13431 0, // dsub_3 13432 0, // dsub_4 13433 0, // dsub_5 13434 0, // dsub_6 13435 0, // dsub_7 13436 0, // gsub_0 13437 0, // gsub_1 13438 0, // qqsub_0 13439 0, // qqsub_1 13440 0, // qsub_0 13441 0, // qsub_1 13442 0, // qsub_2 13443 0, // qsub_3 13444 72, // ssub_0 -> MQPR 13445 72, // ssub_1 -> MQPR 13446 72, // ssub_2 -> MQPR 13447 72, // ssub_3 -> MQPR 13448 0, // ssub_4 13449 0, // ssub_5 13450 0, // ssub_6 13451 0, // ssub_7 13452 0, // ssub_8 13453 0, // ssub_9 13454 0, // ssub_10 13455 0, // ssub_11 13456 0, // ssub_12 13457 0, // ssub_13 13458 0, // ssub_14 13459 0, // ssub_15 13460 0, // ssub_0_ssub_1_ssub_4_ssub_5 13461 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13462 0, // ssub_2_ssub_3_ssub_6_ssub_7 13463 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13464 0, // ssub_2_ssub_3_ssub_4_ssub_5 13465 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13466 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13467 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13468 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13469 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13470 0, // ssub_4_ssub_5_ssub_8_ssub_9 13471 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13472 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13473 0, // ssub_6_ssub_7_dsub_5 13474 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13475 0, // ssub_6_ssub_7_dsub_5_dsub_7 13476 0, // ssub_6_ssub_7_ssub_8_ssub_9 13477 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13478 0, // ssub_8_ssub_9_ssub_12_ssub_13 13479 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13480 0, // dsub_5_dsub_7 13481 0, // dsub_5_ssub_12_ssub_13_dsub_7 13482 0, // dsub_5_ssub_12_ssub_13 13483 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13484 }, 13485 { // QPR_VFP2 13486 73, // dsub_0 -> QPR_VFP2 13487 73, // dsub_1 -> QPR_VFP2 13488 0, // dsub_2 13489 0, // dsub_3 13490 0, // dsub_4 13491 0, // dsub_5 13492 0, // dsub_6 13493 0, // dsub_7 13494 0, // gsub_0 13495 0, // gsub_1 13496 0, // qqsub_0 13497 0, // qqsub_1 13498 0, // qsub_0 13499 0, // qsub_1 13500 0, // qsub_2 13501 0, // qsub_3 13502 73, // ssub_0 -> QPR_VFP2 13503 73, // ssub_1 -> QPR_VFP2 13504 73, // ssub_2 -> QPR_VFP2 13505 73, // ssub_3 -> QPR_VFP2 13506 0, // ssub_4 13507 0, // ssub_5 13508 0, // ssub_6 13509 0, // ssub_7 13510 0, // ssub_8 13511 0, // ssub_9 13512 0, // ssub_10 13513 0, // ssub_11 13514 0, // ssub_12 13515 0, // ssub_13 13516 0, // ssub_14 13517 0, // ssub_15 13518 0, // ssub_0_ssub_1_ssub_4_ssub_5 13519 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13520 0, // ssub_2_ssub_3_ssub_6_ssub_7 13521 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13522 0, // ssub_2_ssub_3_ssub_4_ssub_5 13523 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13524 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13525 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13526 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13527 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13528 0, // ssub_4_ssub_5_ssub_8_ssub_9 13529 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13530 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13531 0, // ssub_6_ssub_7_dsub_5 13532 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13533 0, // ssub_6_ssub_7_dsub_5_dsub_7 13534 0, // ssub_6_ssub_7_ssub_8_ssub_9 13535 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13536 0, // ssub_8_ssub_9_ssub_12_ssub_13 13537 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13538 0, // dsub_5_dsub_7 13539 0, // dsub_5_ssub_12_ssub_13_dsub_7 13540 0, // dsub_5_ssub_12_ssub_13 13541 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13542 }, 13543 { // DPair_with_dsub_1_in_DPR_8 13544 74, // dsub_0 -> DPair_with_dsub_1_in_DPR_8 13545 74, // dsub_1 -> DPair_with_dsub_1_in_DPR_8 13546 0, // dsub_2 13547 0, // dsub_3 13548 0, // dsub_4 13549 0, // dsub_5 13550 0, // dsub_6 13551 0, // dsub_7 13552 0, // gsub_0 13553 0, // gsub_1 13554 0, // qqsub_0 13555 0, // qqsub_1 13556 0, // qsub_0 13557 0, // qsub_1 13558 0, // qsub_2 13559 0, // qsub_3 13560 74, // ssub_0 -> DPair_with_dsub_1_in_DPR_8 13561 74, // ssub_1 -> DPair_with_dsub_1_in_DPR_8 13562 74, // ssub_2 -> DPair_with_dsub_1_in_DPR_8 13563 74, // ssub_3 -> DPair_with_dsub_1_in_DPR_8 13564 0, // ssub_4 13565 0, // ssub_5 13566 0, // ssub_6 13567 0, // ssub_7 13568 0, // ssub_8 13569 0, // ssub_9 13570 0, // ssub_10 13571 0, // ssub_11 13572 0, // ssub_12 13573 0, // ssub_13 13574 0, // ssub_14 13575 0, // ssub_15 13576 0, // ssub_0_ssub_1_ssub_4_ssub_5 13577 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13578 0, // ssub_2_ssub_3_ssub_6_ssub_7 13579 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13580 0, // ssub_2_ssub_3_ssub_4_ssub_5 13581 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13582 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13583 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13584 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13585 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13586 0, // ssub_4_ssub_5_ssub_8_ssub_9 13587 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13588 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13589 0, // ssub_6_ssub_7_dsub_5 13590 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13591 0, // ssub_6_ssub_7_dsub_5_dsub_7 13592 0, // ssub_6_ssub_7_ssub_8_ssub_9 13593 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13594 0, // ssub_8_ssub_9_ssub_12_ssub_13 13595 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13596 0, // dsub_5_dsub_7 13597 0, // dsub_5_ssub_12_ssub_13_dsub_7 13598 0, // dsub_5_ssub_12_ssub_13 13599 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13600 }, 13601 { // QPR_8 13602 75, // dsub_0 -> QPR_8 13603 75, // dsub_1 -> QPR_8 13604 0, // dsub_2 13605 0, // dsub_3 13606 0, // dsub_4 13607 0, // dsub_5 13608 0, // dsub_6 13609 0, // dsub_7 13610 0, // gsub_0 13611 0, // gsub_1 13612 0, // qqsub_0 13613 0, // qqsub_1 13614 0, // qsub_0 13615 0, // qsub_1 13616 0, // qsub_2 13617 0, // qsub_3 13618 75, // ssub_0 -> QPR_8 13619 75, // ssub_1 -> QPR_8 13620 75, // ssub_2 -> QPR_8 13621 75, // ssub_3 -> QPR_8 13622 0, // ssub_4 13623 0, // ssub_5 13624 0, // ssub_6 13625 0, // ssub_7 13626 0, // ssub_8 13627 0, // ssub_9 13628 0, // ssub_10 13629 0, // ssub_11 13630 0, // ssub_12 13631 0, // ssub_13 13632 0, // ssub_14 13633 0, // ssub_15 13634 0, // ssub_0_ssub_1_ssub_4_ssub_5 13635 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13636 0, // ssub_2_ssub_3_ssub_6_ssub_7 13637 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13638 0, // ssub_2_ssub_3_ssub_4_ssub_5 13639 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13640 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13641 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13642 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13643 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13644 0, // ssub_4_ssub_5_ssub_8_ssub_9 13645 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13646 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13647 0, // ssub_6_ssub_7_dsub_5 13648 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13649 0, // ssub_6_ssub_7_dsub_5_dsub_7 13650 0, // ssub_6_ssub_7_ssub_8_ssub_9 13651 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13652 0, // ssub_8_ssub_9_ssub_12_ssub_13 13653 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13654 0, // dsub_5_dsub_7 13655 0, // dsub_5_ssub_12_ssub_13_dsub_7 13656 0, // dsub_5_ssub_12_ssub_13 13657 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13658 }, 13659 { // DTriple 13660 76, // dsub_0 -> DTriple 13661 76, // dsub_1 -> DTriple 13662 76, // dsub_2 -> DTriple 13663 0, // dsub_3 13664 0, // dsub_4 13665 0, // dsub_5 13666 0, // dsub_6 13667 0, // dsub_7 13668 0, // gsub_0 13669 0, // gsub_1 13670 0, // qqsub_0 13671 0, // qqsub_1 13672 76, // qsub_0 -> DTriple 13673 0, // qsub_1 13674 0, // qsub_2 13675 0, // qsub_3 13676 79, // ssub_0 -> DTriple_with_ssub_0 13677 79, // ssub_1 -> DTriple_with_ssub_0 13678 81, // ssub_2 -> DTriple_with_ssub_2 13679 81, // ssub_3 -> DTriple_with_ssub_2 13680 84, // ssub_4 -> DTriple_with_ssub_4 13681 84, // ssub_5 -> DTriple_with_ssub_4 13682 0, // ssub_6 13683 0, // ssub_7 13684 0, // ssub_8 13685 0, // ssub_9 13686 0, // ssub_10 13687 0, // ssub_11 13688 0, // ssub_12 13689 0, // ssub_13 13690 0, // ssub_14 13691 0, // ssub_15 13692 76, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple 13693 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13694 0, // ssub_2_ssub_3_ssub_6_ssub_7 13695 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13696 76, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple 13697 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13698 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13699 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13700 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13701 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13702 0, // ssub_4_ssub_5_ssub_8_ssub_9 13703 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13704 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13705 0, // ssub_6_ssub_7_dsub_5 13706 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13707 0, // ssub_6_ssub_7_dsub_5_dsub_7 13708 0, // ssub_6_ssub_7_ssub_8_ssub_9 13709 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13710 0, // ssub_8_ssub_9_ssub_12_ssub_13 13711 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13712 0, // dsub_5_dsub_7 13713 0, // dsub_5_ssub_12_ssub_13_dsub_7 13714 0, // dsub_5_ssub_12_ssub_13 13715 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13716 }, 13717 { // DTripleSpc 13718 77, // dsub_0 -> DTripleSpc 13719 0, // dsub_1 13720 77, // dsub_2 -> DTripleSpc 13721 0, // dsub_3 13722 77, // dsub_4 -> DTripleSpc 13723 0, // dsub_5 13724 0, // dsub_6 13725 0, // dsub_7 13726 0, // gsub_0 13727 0, // gsub_1 13728 0, // qqsub_0 13729 0, // qqsub_1 13730 0, // qsub_0 13731 0, // qsub_1 13732 0, // qsub_2 13733 0, // qsub_3 13734 78, // ssub_0 -> DTripleSpc_with_ssub_0 13735 78, // ssub_1 -> DTripleSpc_with_ssub_0 13736 0, // ssub_2 13737 0, // ssub_3 13738 83, // ssub_4 -> DTripleSpc_with_ssub_4 13739 83, // ssub_5 -> DTripleSpc_with_ssub_4 13740 0, // ssub_6 13741 0, // ssub_7 13742 85, // ssub_8 -> DTripleSpc_with_ssub_8 13743 85, // ssub_9 -> DTripleSpc_with_ssub_8 13744 0, // ssub_10 13745 0, // ssub_11 13746 0, // ssub_12 13747 0, // ssub_13 13748 0, // ssub_14 13749 0, // ssub_15 13750 77, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTripleSpc 13751 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13752 0, // ssub_2_ssub_3_ssub_6_ssub_7 13753 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13754 0, // ssub_2_ssub_3_ssub_4_ssub_5 13755 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13756 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13757 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13758 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13759 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13760 77, // ssub_4_ssub_5_ssub_8_ssub_9 -> DTripleSpc 13761 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13762 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13763 0, // ssub_6_ssub_7_dsub_5 13764 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13765 0, // ssub_6_ssub_7_dsub_5_dsub_7 13766 0, // ssub_6_ssub_7_ssub_8_ssub_9 13767 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13768 0, // ssub_8_ssub_9_ssub_12_ssub_13 13769 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13770 0, // dsub_5_dsub_7 13771 0, // dsub_5_ssub_12_ssub_13_dsub_7 13772 0, // dsub_5_ssub_12_ssub_13 13773 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13774 }, 13775 { // DTripleSpc_with_ssub_0 13776 78, // dsub_0 -> DTripleSpc_with_ssub_0 13777 0, // dsub_1 13778 78, // dsub_2 -> DTripleSpc_with_ssub_0 13779 0, // dsub_3 13780 78, // dsub_4 -> DTripleSpc_with_ssub_0 13781 0, // dsub_5 13782 0, // dsub_6 13783 0, // dsub_7 13784 0, // gsub_0 13785 0, // gsub_1 13786 0, // qqsub_0 13787 0, // qqsub_1 13788 0, // qsub_0 13789 0, // qsub_1 13790 0, // qsub_2 13791 0, // qsub_3 13792 78, // ssub_0 -> DTripleSpc_with_ssub_0 13793 78, // ssub_1 -> DTripleSpc_with_ssub_0 13794 0, // ssub_2 13795 0, // ssub_3 13796 83, // ssub_4 -> DTripleSpc_with_ssub_4 13797 83, // ssub_5 -> DTripleSpc_with_ssub_4 13798 0, // ssub_6 13799 0, // ssub_7 13800 85, // ssub_8 -> DTripleSpc_with_ssub_8 13801 85, // ssub_9 -> DTripleSpc_with_ssub_8 13802 0, // ssub_10 13803 0, // ssub_11 13804 0, // ssub_12 13805 0, // ssub_13 13806 0, // ssub_14 13807 0, // ssub_15 13808 78, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTripleSpc_with_ssub_0 13809 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13810 0, // ssub_2_ssub_3_ssub_6_ssub_7 13811 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13812 0, // ssub_2_ssub_3_ssub_4_ssub_5 13813 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13814 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13815 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13816 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13817 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13818 78, // ssub_4_ssub_5_ssub_8_ssub_9 -> DTripleSpc_with_ssub_0 13819 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13820 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13821 0, // ssub_6_ssub_7_dsub_5 13822 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13823 0, // ssub_6_ssub_7_dsub_5_dsub_7 13824 0, // ssub_6_ssub_7_ssub_8_ssub_9 13825 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13826 0, // ssub_8_ssub_9_ssub_12_ssub_13 13827 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13828 0, // dsub_5_dsub_7 13829 0, // dsub_5_ssub_12_ssub_13_dsub_7 13830 0, // dsub_5_ssub_12_ssub_13 13831 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13832 }, 13833 { // DTriple_with_ssub_0 13834 79, // dsub_0 -> DTriple_with_ssub_0 13835 79, // dsub_1 -> DTriple_with_ssub_0 13836 79, // dsub_2 -> DTriple_with_ssub_0 13837 0, // dsub_3 13838 0, // dsub_4 13839 0, // dsub_5 13840 0, // dsub_6 13841 0, // dsub_7 13842 0, // gsub_0 13843 0, // gsub_1 13844 0, // qqsub_0 13845 0, // qqsub_1 13846 79, // qsub_0 -> DTriple_with_ssub_0 13847 0, // qsub_1 13848 0, // qsub_2 13849 0, // qsub_3 13850 79, // ssub_0 -> DTriple_with_ssub_0 13851 79, // ssub_1 -> DTriple_with_ssub_0 13852 81, // ssub_2 -> DTriple_with_ssub_2 13853 81, // ssub_3 -> DTriple_with_ssub_2 13854 84, // ssub_4 -> DTriple_with_ssub_4 13855 84, // ssub_5 -> DTriple_with_ssub_4 13856 0, // ssub_6 13857 0, // ssub_7 13858 0, // ssub_8 13859 0, // ssub_9 13860 0, // ssub_10 13861 0, // ssub_11 13862 0, // ssub_12 13863 0, // ssub_13 13864 0, // ssub_14 13865 0, // ssub_15 13866 79, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_ssub_0 13867 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13868 0, // ssub_2_ssub_3_ssub_6_ssub_7 13869 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13870 79, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_0 13871 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13872 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13873 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13874 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13875 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13876 0, // ssub_4_ssub_5_ssub_8_ssub_9 13877 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13878 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13879 0, // ssub_6_ssub_7_dsub_5 13880 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13881 0, // ssub_6_ssub_7_dsub_5_dsub_7 13882 0, // ssub_6_ssub_7_ssub_8_ssub_9 13883 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13884 0, // ssub_8_ssub_9_ssub_12_ssub_13 13885 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13886 0, // dsub_5_dsub_7 13887 0, // dsub_5_ssub_12_ssub_13_dsub_7 13888 0, // dsub_5_ssub_12_ssub_13 13889 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13890 }, 13891 { // DTriple_with_qsub_0_in_QPR 13892 80, // dsub_0 -> DTriple_with_qsub_0_in_QPR 13893 80, // dsub_1 -> DTriple_with_qsub_0_in_QPR 13894 80, // dsub_2 -> DTriple_with_qsub_0_in_QPR 13895 0, // dsub_3 13896 0, // dsub_4 13897 0, // dsub_5 13898 0, // dsub_6 13899 0, // dsub_7 13900 0, // gsub_0 13901 0, // gsub_1 13902 0, // qqsub_0 13903 0, // qqsub_1 13904 80, // qsub_0 -> DTriple_with_qsub_0_in_QPR 13905 0, // qsub_1 13906 0, // qsub_2 13907 0, // qsub_3 13908 88, // ssub_0 -> DTriple_with_qsub_0_in_MQPR 13909 88, // ssub_1 -> DTriple_with_qsub_0_in_MQPR 13910 88, // ssub_2 -> DTriple_with_qsub_0_in_MQPR 13911 88, // ssub_3 -> DTriple_with_qsub_0_in_MQPR 13912 92, // ssub_4 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 13913 92, // ssub_5 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 13914 0, // ssub_6 13915 0, // ssub_7 13916 0, // ssub_8 13917 0, // ssub_9 13918 0, // ssub_10 13919 0, // ssub_11 13920 0, // ssub_12 13921 0, // ssub_13 13922 0, // ssub_14 13923 0, // ssub_15 13924 80, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_qsub_0_in_QPR 13925 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13926 0, // ssub_2_ssub_3_ssub_6_ssub_7 13927 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13928 80, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_qsub_0_in_QPR 13929 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13930 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13931 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13932 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13933 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13934 0, // ssub_4_ssub_5_ssub_8_ssub_9 13935 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13936 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13937 0, // ssub_6_ssub_7_dsub_5 13938 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13939 0, // ssub_6_ssub_7_dsub_5_dsub_7 13940 0, // ssub_6_ssub_7_ssub_8_ssub_9 13941 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13942 0, // ssub_8_ssub_9_ssub_12_ssub_13 13943 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 13944 0, // dsub_5_dsub_7 13945 0, // dsub_5_ssub_12_ssub_13_dsub_7 13946 0, // dsub_5_ssub_12_ssub_13 13947 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 13948 }, 13949 { // DTriple_with_ssub_2 13950 81, // dsub_0 -> DTriple_with_ssub_2 13951 81, // dsub_1 -> DTriple_with_ssub_2 13952 81, // dsub_2 -> DTriple_with_ssub_2 13953 0, // dsub_3 13954 0, // dsub_4 13955 0, // dsub_5 13956 0, // dsub_6 13957 0, // dsub_7 13958 0, // gsub_0 13959 0, // gsub_1 13960 0, // qqsub_0 13961 0, // qqsub_1 13962 81, // qsub_0 -> DTriple_with_ssub_2 13963 0, // qsub_1 13964 0, // qsub_2 13965 0, // qsub_3 13966 81, // ssub_0 -> DTriple_with_ssub_2 13967 81, // ssub_1 -> DTriple_with_ssub_2 13968 81, // ssub_2 -> DTriple_with_ssub_2 13969 81, // ssub_3 -> DTriple_with_ssub_2 13970 84, // ssub_4 -> DTriple_with_ssub_4 13971 84, // ssub_5 -> DTriple_with_ssub_4 13972 0, // ssub_6 13973 0, // ssub_7 13974 0, // ssub_8 13975 0, // ssub_9 13976 0, // ssub_10 13977 0, // ssub_11 13978 0, // ssub_12 13979 0, // ssub_13 13980 0, // ssub_14 13981 0, // ssub_15 13982 81, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_ssub_2 13983 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 13984 0, // ssub_2_ssub_3_ssub_6_ssub_7 13985 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 13986 81, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_2 13987 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 13988 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13989 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 13990 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 13991 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13992 0, // ssub_4_ssub_5_ssub_8_ssub_9 13993 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 13994 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 13995 0, // ssub_6_ssub_7_dsub_5 13996 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 13997 0, // ssub_6_ssub_7_dsub_5_dsub_7 13998 0, // ssub_6_ssub_7_ssub_8_ssub_9 13999 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14000 0, // ssub_8_ssub_9_ssub_12_ssub_13 14001 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14002 0, // dsub_5_dsub_7 14003 0, // dsub_5_ssub_12_ssub_13_dsub_7 14004 0, // dsub_5_ssub_12_ssub_13 14005 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14006 }, 14007 { // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14008 82, // dsub_0 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14009 82, // dsub_1 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14010 82, // dsub_2 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14011 0, // dsub_3 14012 0, // dsub_4 14013 0, // dsub_5 14014 0, // dsub_6 14015 0, // dsub_7 14016 0, // gsub_0 14017 0, // gsub_1 14018 0, // qqsub_0 14019 0, // qqsub_1 14020 82, // qsub_0 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14021 0, // qsub_1 14022 0, // qsub_2 14023 0, // qsub_3 14024 89, // ssub_0 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14025 89, // ssub_1 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14026 91, // ssub_2 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14027 91, // ssub_3 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14028 91, // ssub_4 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14029 91, // ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14030 0, // ssub_6 14031 0, // ssub_7 14032 0, // ssub_8 14033 0, // ssub_9 14034 0, // ssub_10 14035 0, // ssub_11 14036 0, // ssub_12 14037 0, // ssub_13 14038 0, // ssub_14 14039 0, // ssub_15 14040 82, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14041 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14042 0, // ssub_2_ssub_3_ssub_6_ssub_7 14043 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14044 82, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14045 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14046 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14047 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14048 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14049 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14050 0, // ssub_4_ssub_5_ssub_8_ssub_9 14051 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14052 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14053 0, // ssub_6_ssub_7_dsub_5 14054 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14055 0, // ssub_6_ssub_7_dsub_5_dsub_7 14056 0, // ssub_6_ssub_7_ssub_8_ssub_9 14057 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14058 0, // ssub_8_ssub_9_ssub_12_ssub_13 14059 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14060 0, // dsub_5_dsub_7 14061 0, // dsub_5_ssub_12_ssub_13_dsub_7 14062 0, // dsub_5_ssub_12_ssub_13 14063 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14064 }, 14065 { // DTripleSpc_with_ssub_4 14066 83, // dsub_0 -> DTripleSpc_with_ssub_4 14067 0, // dsub_1 14068 83, // dsub_2 -> DTripleSpc_with_ssub_4 14069 0, // dsub_3 14070 83, // dsub_4 -> DTripleSpc_with_ssub_4 14071 0, // dsub_5 14072 0, // dsub_6 14073 0, // dsub_7 14074 0, // gsub_0 14075 0, // gsub_1 14076 0, // qqsub_0 14077 0, // qqsub_1 14078 0, // qsub_0 14079 0, // qsub_1 14080 0, // qsub_2 14081 0, // qsub_3 14082 83, // ssub_0 -> DTripleSpc_with_ssub_4 14083 83, // ssub_1 -> DTripleSpc_with_ssub_4 14084 0, // ssub_2 14085 0, // ssub_3 14086 83, // ssub_4 -> DTripleSpc_with_ssub_4 14087 83, // ssub_5 -> DTripleSpc_with_ssub_4 14088 0, // ssub_6 14089 0, // ssub_7 14090 85, // ssub_8 -> DTripleSpc_with_ssub_8 14091 85, // ssub_9 -> DTripleSpc_with_ssub_8 14092 0, // ssub_10 14093 0, // ssub_11 14094 0, // ssub_12 14095 0, // ssub_13 14096 0, // ssub_14 14097 0, // ssub_15 14098 83, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTripleSpc_with_ssub_4 14099 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14100 0, // ssub_2_ssub_3_ssub_6_ssub_7 14101 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14102 0, // ssub_2_ssub_3_ssub_4_ssub_5 14103 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14104 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14105 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14106 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14107 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14108 83, // ssub_4_ssub_5_ssub_8_ssub_9 -> DTripleSpc_with_ssub_4 14109 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14110 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14111 0, // ssub_6_ssub_7_dsub_5 14112 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14113 0, // ssub_6_ssub_7_dsub_5_dsub_7 14114 0, // ssub_6_ssub_7_ssub_8_ssub_9 14115 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14116 0, // ssub_8_ssub_9_ssub_12_ssub_13 14117 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14118 0, // dsub_5_dsub_7 14119 0, // dsub_5_ssub_12_ssub_13_dsub_7 14120 0, // dsub_5_ssub_12_ssub_13 14121 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14122 }, 14123 { // DTriple_with_ssub_4 14124 84, // dsub_0 -> DTriple_with_ssub_4 14125 84, // dsub_1 -> DTriple_with_ssub_4 14126 84, // dsub_2 -> DTriple_with_ssub_4 14127 0, // dsub_3 14128 0, // dsub_4 14129 0, // dsub_5 14130 0, // dsub_6 14131 0, // dsub_7 14132 0, // gsub_0 14133 0, // gsub_1 14134 0, // qqsub_0 14135 0, // qqsub_1 14136 84, // qsub_0 -> DTriple_with_ssub_4 14137 0, // qsub_1 14138 0, // qsub_2 14139 0, // qsub_3 14140 84, // ssub_0 -> DTriple_with_ssub_4 14141 84, // ssub_1 -> DTriple_with_ssub_4 14142 84, // ssub_2 -> DTriple_with_ssub_4 14143 84, // ssub_3 -> DTriple_with_ssub_4 14144 84, // ssub_4 -> DTriple_with_ssub_4 14145 84, // ssub_5 -> DTriple_with_ssub_4 14146 0, // ssub_6 14147 0, // ssub_7 14148 0, // ssub_8 14149 0, // ssub_9 14150 0, // ssub_10 14151 0, // ssub_11 14152 0, // ssub_12 14153 0, // ssub_13 14154 0, // ssub_14 14155 0, // ssub_15 14156 84, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_ssub_4 14157 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14158 0, // ssub_2_ssub_3_ssub_6_ssub_7 14159 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14160 84, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_4 14161 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14162 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14163 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14164 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14165 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14166 0, // ssub_4_ssub_5_ssub_8_ssub_9 14167 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14168 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14169 0, // ssub_6_ssub_7_dsub_5 14170 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14171 0, // ssub_6_ssub_7_dsub_5_dsub_7 14172 0, // ssub_6_ssub_7_ssub_8_ssub_9 14173 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14174 0, // ssub_8_ssub_9_ssub_12_ssub_13 14175 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14176 0, // dsub_5_dsub_7 14177 0, // dsub_5_ssub_12_ssub_13_dsub_7 14178 0, // dsub_5_ssub_12_ssub_13 14179 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14180 }, 14181 { // DTripleSpc_with_ssub_8 14182 85, // dsub_0 -> DTripleSpc_with_ssub_8 14183 0, // dsub_1 14184 85, // dsub_2 -> DTripleSpc_with_ssub_8 14185 0, // dsub_3 14186 85, // dsub_4 -> DTripleSpc_with_ssub_8 14187 0, // dsub_5 14188 0, // dsub_6 14189 0, // dsub_7 14190 0, // gsub_0 14191 0, // gsub_1 14192 0, // qqsub_0 14193 0, // qqsub_1 14194 0, // qsub_0 14195 0, // qsub_1 14196 0, // qsub_2 14197 0, // qsub_3 14198 85, // ssub_0 -> DTripleSpc_with_ssub_8 14199 85, // ssub_1 -> DTripleSpc_with_ssub_8 14200 0, // ssub_2 14201 0, // ssub_3 14202 85, // ssub_4 -> DTripleSpc_with_ssub_8 14203 85, // ssub_5 -> DTripleSpc_with_ssub_8 14204 0, // ssub_6 14205 0, // ssub_7 14206 85, // ssub_8 -> DTripleSpc_with_ssub_8 14207 85, // ssub_9 -> DTripleSpc_with_ssub_8 14208 0, // ssub_10 14209 0, // ssub_11 14210 0, // ssub_12 14211 0, // ssub_13 14212 0, // ssub_14 14213 0, // ssub_15 14214 85, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTripleSpc_with_ssub_8 14215 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14216 0, // ssub_2_ssub_3_ssub_6_ssub_7 14217 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14218 0, // ssub_2_ssub_3_ssub_4_ssub_5 14219 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14220 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14221 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14222 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14223 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14224 85, // ssub_4_ssub_5_ssub_8_ssub_9 -> DTripleSpc_with_ssub_8 14225 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14226 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14227 0, // ssub_6_ssub_7_dsub_5 14228 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14229 0, // ssub_6_ssub_7_dsub_5_dsub_7 14230 0, // ssub_6_ssub_7_ssub_8_ssub_9 14231 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14232 0, // ssub_8_ssub_9_ssub_12_ssub_13 14233 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14234 0, // dsub_5_dsub_7 14235 0, // dsub_5_ssub_12_ssub_13_dsub_7 14236 0, // dsub_5_ssub_12_ssub_13 14237 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14238 }, 14239 { // DTripleSpc_with_dsub_0_in_DPR_8 14240 86, // dsub_0 -> DTripleSpc_with_dsub_0_in_DPR_8 14241 0, // dsub_1 14242 86, // dsub_2 -> DTripleSpc_with_dsub_0_in_DPR_8 14243 0, // dsub_3 14244 86, // dsub_4 -> DTripleSpc_with_dsub_0_in_DPR_8 14245 0, // dsub_5 14246 0, // dsub_6 14247 0, // dsub_7 14248 0, // gsub_0 14249 0, // gsub_1 14250 0, // qqsub_0 14251 0, // qqsub_1 14252 0, // qsub_0 14253 0, // qsub_1 14254 0, // qsub_2 14255 0, // qsub_3 14256 86, // ssub_0 -> DTripleSpc_with_dsub_0_in_DPR_8 14257 86, // ssub_1 -> DTripleSpc_with_dsub_0_in_DPR_8 14258 0, // ssub_2 14259 0, // ssub_3 14260 86, // ssub_4 -> DTripleSpc_with_dsub_0_in_DPR_8 14261 86, // ssub_5 -> DTripleSpc_with_dsub_0_in_DPR_8 14262 0, // ssub_6 14263 0, // ssub_7 14264 86, // ssub_8 -> DTripleSpc_with_dsub_0_in_DPR_8 14265 86, // ssub_9 -> DTripleSpc_with_dsub_0_in_DPR_8 14266 0, // ssub_10 14267 0, // ssub_11 14268 0, // ssub_12 14269 0, // ssub_13 14270 0, // ssub_14 14271 0, // ssub_15 14272 86, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTripleSpc_with_dsub_0_in_DPR_8 14273 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14274 0, // ssub_2_ssub_3_ssub_6_ssub_7 14275 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14276 0, // ssub_2_ssub_3_ssub_4_ssub_5 14277 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14278 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14279 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14280 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14281 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14282 86, // ssub_4_ssub_5_ssub_8_ssub_9 -> DTripleSpc_with_dsub_0_in_DPR_8 14283 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14284 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14285 0, // ssub_6_ssub_7_dsub_5 14286 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14287 0, // ssub_6_ssub_7_dsub_5_dsub_7 14288 0, // ssub_6_ssub_7_ssub_8_ssub_9 14289 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14290 0, // ssub_8_ssub_9_ssub_12_ssub_13 14291 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14292 0, // dsub_5_dsub_7 14293 0, // dsub_5_ssub_12_ssub_13_dsub_7 14294 0, // dsub_5_ssub_12_ssub_13 14295 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14296 }, 14297 { // DTriple_with_dsub_0_in_DPR_8 14298 87, // dsub_0 -> DTriple_with_dsub_0_in_DPR_8 14299 87, // dsub_1 -> DTriple_with_dsub_0_in_DPR_8 14300 87, // dsub_2 -> DTriple_with_dsub_0_in_DPR_8 14301 0, // dsub_3 14302 0, // dsub_4 14303 0, // dsub_5 14304 0, // dsub_6 14305 0, // dsub_7 14306 0, // gsub_0 14307 0, // gsub_1 14308 0, // qqsub_0 14309 0, // qqsub_1 14310 87, // qsub_0 -> DTriple_with_dsub_0_in_DPR_8 14311 0, // qsub_1 14312 0, // qsub_2 14313 0, // qsub_3 14314 87, // ssub_0 -> DTriple_with_dsub_0_in_DPR_8 14315 87, // ssub_1 -> DTriple_with_dsub_0_in_DPR_8 14316 87, // ssub_2 -> DTriple_with_dsub_0_in_DPR_8 14317 87, // ssub_3 -> DTriple_with_dsub_0_in_DPR_8 14318 87, // ssub_4 -> DTriple_with_dsub_0_in_DPR_8 14319 87, // ssub_5 -> DTriple_with_dsub_0_in_DPR_8 14320 0, // ssub_6 14321 0, // ssub_7 14322 0, // ssub_8 14323 0, // ssub_9 14324 0, // ssub_10 14325 0, // ssub_11 14326 0, // ssub_12 14327 0, // ssub_13 14328 0, // ssub_14 14329 0, // ssub_15 14330 87, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_dsub_0_in_DPR_8 14331 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14332 0, // ssub_2_ssub_3_ssub_6_ssub_7 14333 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14334 87, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_0_in_DPR_8 14335 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14336 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14337 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14338 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14339 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14340 0, // ssub_4_ssub_5_ssub_8_ssub_9 14341 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14342 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14343 0, // ssub_6_ssub_7_dsub_5 14344 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14345 0, // ssub_6_ssub_7_dsub_5_dsub_7 14346 0, // ssub_6_ssub_7_ssub_8_ssub_9 14347 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14348 0, // ssub_8_ssub_9_ssub_12_ssub_13 14349 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14350 0, // dsub_5_dsub_7 14351 0, // dsub_5_ssub_12_ssub_13_dsub_7 14352 0, // dsub_5_ssub_12_ssub_13 14353 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14354 }, 14355 { // DTriple_with_qsub_0_in_MQPR 14356 88, // dsub_0 -> DTriple_with_qsub_0_in_MQPR 14357 88, // dsub_1 -> DTriple_with_qsub_0_in_MQPR 14358 88, // dsub_2 -> DTriple_with_qsub_0_in_MQPR 14359 0, // dsub_3 14360 0, // dsub_4 14361 0, // dsub_5 14362 0, // dsub_6 14363 0, // dsub_7 14364 0, // gsub_0 14365 0, // gsub_1 14366 0, // qqsub_0 14367 0, // qqsub_1 14368 88, // qsub_0 -> DTriple_with_qsub_0_in_MQPR 14369 0, // qsub_1 14370 0, // qsub_2 14371 0, // qsub_3 14372 88, // ssub_0 -> DTriple_with_qsub_0_in_MQPR 14373 88, // ssub_1 -> DTriple_with_qsub_0_in_MQPR 14374 88, // ssub_2 -> DTriple_with_qsub_0_in_MQPR 14375 88, // ssub_3 -> DTriple_with_qsub_0_in_MQPR 14376 92, // ssub_4 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14377 92, // ssub_5 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14378 0, // ssub_6 14379 0, // ssub_7 14380 0, // ssub_8 14381 0, // ssub_9 14382 0, // ssub_10 14383 0, // ssub_11 14384 0, // ssub_12 14385 0, // ssub_13 14386 0, // ssub_14 14387 0, // ssub_15 14388 88, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_qsub_0_in_MQPR 14389 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14390 0, // ssub_2_ssub_3_ssub_6_ssub_7 14391 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14392 88, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_qsub_0_in_MQPR 14393 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14394 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14395 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14396 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14397 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14398 0, // ssub_4_ssub_5_ssub_8_ssub_9 14399 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14400 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14401 0, // ssub_6_ssub_7_dsub_5 14402 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14403 0, // ssub_6_ssub_7_dsub_5_dsub_7 14404 0, // ssub_6_ssub_7_ssub_8_ssub_9 14405 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14406 0, // ssub_8_ssub_9_ssub_12_ssub_13 14407 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14408 0, // dsub_5_dsub_7 14409 0, // dsub_5_ssub_12_ssub_13_dsub_7 14410 0, // dsub_5_ssub_12_ssub_13 14411 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14412 }, 14413 { // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14414 89, // dsub_0 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14415 89, // dsub_1 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14416 89, // dsub_2 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14417 0, // dsub_3 14418 0, // dsub_4 14419 0, // dsub_5 14420 0, // dsub_6 14421 0, // dsub_7 14422 0, // gsub_0 14423 0, // gsub_1 14424 0, // qqsub_0 14425 0, // qqsub_1 14426 89, // qsub_0 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14427 0, // qsub_1 14428 0, // qsub_2 14429 0, // qsub_3 14430 89, // ssub_0 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14431 89, // ssub_1 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14432 91, // ssub_2 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14433 91, // ssub_3 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14434 91, // ssub_4 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14435 91, // ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14436 0, // ssub_6 14437 0, // ssub_7 14438 0, // ssub_8 14439 0, // ssub_9 14440 0, // ssub_10 14441 0, // ssub_11 14442 0, // ssub_12 14443 0, // ssub_13 14444 0, // ssub_14 14445 0, // ssub_15 14446 89, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14447 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14448 0, // ssub_2_ssub_3_ssub_6_ssub_7 14449 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14450 89, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 14451 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14452 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14453 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14454 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14455 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14456 0, // ssub_4_ssub_5_ssub_8_ssub_9 14457 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14458 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14459 0, // ssub_6_ssub_7_dsub_5 14460 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14461 0, // ssub_6_ssub_7_dsub_5_dsub_7 14462 0, // ssub_6_ssub_7_ssub_8_ssub_9 14463 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14464 0, // ssub_8_ssub_9_ssub_12_ssub_13 14465 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14466 0, // dsub_5_dsub_7 14467 0, // dsub_5_ssub_12_ssub_13_dsub_7 14468 0, // dsub_5_ssub_12_ssub_13 14469 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14470 }, 14471 { // DTriple_with_dsub_1_in_DPR_8 14472 90, // dsub_0 -> DTriple_with_dsub_1_in_DPR_8 14473 90, // dsub_1 -> DTriple_with_dsub_1_in_DPR_8 14474 90, // dsub_2 -> DTriple_with_dsub_1_in_DPR_8 14475 0, // dsub_3 14476 0, // dsub_4 14477 0, // dsub_5 14478 0, // dsub_6 14479 0, // dsub_7 14480 0, // gsub_0 14481 0, // gsub_1 14482 0, // qqsub_0 14483 0, // qqsub_1 14484 90, // qsub_0 -> DTriple_with_dsub_1_in_DPR_8 14485 0, // qsub_1 14486 0, // qsub_2 14487 0, // qsub_3 14488 90, // ssub_0 -> DTriple_with_dsub_1_in_DPR_8 14489 90, // ssub_1 -> DTriple_with_dsub_1_in_DPR_8 14490 90, // ssub_2 -> DTriple_with_dsub_1_in_DPR_8 14491 90, // ssub_3 -> DTriple_with_dsub_1_in_DPR_8 14492 90, // ssub_4 -> DTriple_with_dsub_1_in_DPR_8 14493 90, // ssub_5 -> DTriple_with_dsub_1_in_DPR_8 14494 0, // ssub_6 14495 0, // ssub_7 14496 0, // ssub_8 14497 0, // ssub_9 14498 0, // ssub_10 14499 0, // ssub_11 14500 0, // ssub_12 14501 0, // ssub_13 14502 0, // ssub_14 14503 0, // ssub_15 14504 90, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_dsub_1_in_DPR_8 14505 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14506 0, // ssub_2_ssub_3_ssub_6_ssub_7 14507 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14508 90, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_1_in_DPR_8 14509 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14510 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14511 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14512 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14513 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14514 0, // ssub_4_ssub_5_ssub_8_ssub_9 14515 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14516 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14517 0, // ssub_6_ssub_7_dsub_5 14518 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14519 0, // ssub_6_ssub_7_dsub_5_dsub_7 14520 0, // ssub_6_ssub_7_ssub_8_ssub_9 14521 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14522 0, // ssub_8_ssub_9_ssub_12_ssub_13 14523 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14524 0, // dsub_5_dsub_7 14525 0, // dsub_5_ssub_12_ssub_13_dsub_7 14526 0, // dsub_5_ssub_12_ssub_13 14527 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14528 }, 14529 { // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14530 91, // dsub_0 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14531 91, // dsub_1 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14532 91, // dsub_2 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14533 0, // dsub_3 14534 0, // dsub_4 14535 0, // dsub_5 14536 0, // dsub_6 14537 0, // dsub_7 14538 0, // gsub_0 14539 0, // gsub_1 14540 0, // qqsub_0 14541 0, // qqsub_1 14542 91, // qsub_0 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14543 0, // qsub_1 14544 0, // qsub_2 14545 0, // qsub_3 14546 91, // ssub_0 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14547 91, // ssub_1 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14548 91, // ssub_2 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14549 91, // ssub_3 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14550 91, // ssub_4 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14551 91, // ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14552 0, // ssub_6 14553 0, // ssub_7 14554 0, // ssub_8 14555 0, // ssub_9 14556 0, // ssub_10 14557 0, // ssub_11 14558 0, // ssub_12 14559 0, // ssub_13 14560 0, // ssub_14 14561 0, // ssub_15 14562 91, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14563 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14564 0, // ssub_2_ssub_3_ssub_6_ssub_7 14565 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14566 91, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14567 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14568 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14569 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14570 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14571 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14572 0, // ssub_4_ssub_5_ssub_8_ssub_9 14573 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14574 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14575 0, // ssub_6_ssub_7_dsub_5 14576 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14577 0, // ssub_6_ssub_7_dsub_5_dsub_7 14578 0, // ssub_6_ssub_7_ssub_8_ssub_9 14579 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14580 0, // ssub_8_ssub_9_ssub_12_ssub_13 14581 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14582 0, // dsub_5_dsub_7 14583 0, // dsub_5_ssub_12_ssub_13_dsub_7 14584 0, // dsub_5_ssub_12_ssub_13 14585 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14586 }, 14587 { // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14588 92, // dsub_0 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14589 92, // dsub_1 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14590 92, // dsub_2 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14591 0, // dsub_3 14592 0, // dsub_4 14593 0, // dsub_5 14594 0, // dsub_6 14595 0, // dsub_7 14596 0, // gsub_0 14597 0, // gsub_1 14598 0, // qqsub_0 14599 0, // qqsub_1 14600 92, // qsub_0 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14601 0, // qsub_1 14602 0, // qsub_2 14603 0, // qsub_3 14604 92, // ssub_0 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14605 92, // ssub_1 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14606 92, // ssub_2 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14607 92, // ssub_3 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14608 92, // ssub_4 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14609 92, // ssub_5 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14610 0, // ssub_6 14611 0, // ssub_7 14612 0, // ssub_8 14613 0, // ssub_9 14614 0, // ssub_10 14615 0, // ssub_11 14616 0, // ssub_12 14617 0, // ssub_13 14618 0, // ssub_14 14619 0, // ssub_15 14620 92, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14621 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14622 0, // ssub_2_ssub_3_ssub_6_ssub_7 14623 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14624 92, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 14625 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14626 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14627 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14628 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14629 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14630 0, // ssub_4_ssub_5_ssub_8_ssub_9 14631 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14632 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14633 0, // ssub_6_ssub_7_dsub_5 14634 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14635 0, // ssub_6_ssub_7_dsub_5_dsub_7 14636 0, // ssub_6_ssub_7_ssub_8_ssub_9 14637 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14638 0, // ssub_8_ssub_9_ssub_12_ssub_13 14639 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14640 0, // dsub_5_dsub_7 14641 0, // dsub_5_ssub_12_ssub_13_dsub_7 14642 0, // dsub_5_ssub_12_ssub_13 14643 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14644 }, 14645 { // DTripleSpc_with_dsub_2_in_DPR_8 14646 93, // dsub_0 -> DTripleSpc_with_dsub_2_in_DPR_8 14647 0, // dsub_1 14648 93, // dsub_2 -> DTripleSpc_with_dsub_2_in_DPR_8 14649 0, // dsub_3 14650 93, // dsub_4 -> DTripleSpc_with_dsub_2_in_DPR_8 14651 0, // dsub_5 14652 0, // dsub_6 14653 0, // dsub_7 14654 0, // gsub_0 14655 0, // gsub_1 14656 0, // qqsub_0 14657 0, // qqsub_1 14658 0, // qsub_0 14659 0, // qsub_1 14660 0, // qsub_2 14661 0, // qsub_3 14662 93, // ssub_0 -> DTripleSpc_with_dsub_2_in_DPR_8 14663 93, // ssub_1 -> DTripleSpc_with_dsub_2_in_DPR_8 14664 0, // ssub_2 14665 0, // ssub_3 14666 93, // ssub_4 -> DTripleSpc_with_dsub_2_in_DPR_8 14667 93, // ssub_5 -> DTripleSpc_with_dsub_2_in_DPR_8 14668 0, // ssub_6 14669 0, // ssub_7 14670 93, // ssub_8 -> DTripleSpc_with_dsub_2_in_DPR_8 14671 93, // ssub_9 -> DTripleSpc_with_dsub_2_in_DPR_8 14672 0, // ssub_10 14673 0, // ssub_11 14674 0, // ssub_12 14675 0, // ssub_13 14676 0, // ssub_14 14677 0, // ssub_15 14678 93, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTripleSpc_with_dsub_2_in_DPR_8 14679 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14680 0, // ssub_2_ssub_3_ssub_6_ssub_7 14681 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14682 0, // ssub_2_ssub_3_ssub_4_ssub_5 14683 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14684 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14685 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14686 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14687 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14688 93, // ssub_4_ssub_5_ssub_8_ssub_9 -> DTripleSpc_with_dsub_2_in_DPR_8 14689 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14690 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14691 0, // ssub_6_ssub_7_dsub_5 14692 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14693 0, // ssub_6_ssub_7_dsub_5_dsub_7 14694 0, // ssub_6_ssub_7_ssub_8_ssub_9 14695 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14696 0, // ssub_8_ssub_9_ssub_12_ssub_13 14697 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14698 0, // dsub_5_dsub_7 14699 0, // dsub_5_ssub_12_ssub_13_dsub_7 14700 0, // dsub_5_ssub_12_ssub_13 14701 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14702 }, 14703 { // DTriple_with_dsub_2_in_DPR_8 14704 94, // dsub_0 -> DTriple_with_dsub_2_in_DPR_8 14705 94, // dsub_1 -> DTriple_with_dsub_2_in_DPR_8 14706 94, // dsub_2 -> DTriple_with_dsub_2_in_DPR_8 14707 0, // dsub_3 14708 0, // dsub_4 14709 0, // dsub_5 14710 0, // dsub_6 14711 0, // dsub_7 14712 0, // gsub_0 14713 0, // gsub_1 14714 0, // qqsub_0 14715 0, // qqsub_1 14716 94, // qsub_0 -> DTriple_with_dsub_2_in_DPR_8 14717 0, // qsub_1 14718 0, // qsub_2 14719 0, // qsub_3 14720 94, // ssub_0 -> DTriple_with_dsub_2_in_DPR_8 14721 94, // ssub_1 -> DTriple_with_dsub_2_in_DPR_8 14722 94, // ssub_2 -> DTriple_with_dsub_2_in_DPR_8 14723 94, // ssub_3 -> DTriple_with_dsub_2_in_DPR_8 14724 94, // ssub_4 -> DTriple_with_dsub_2_in_DPR_8 14725 94, // ssub_5 -> DTriple_with_dsub_2_in_DPR_8 14726 0, // ssub_6 14727 0, // ssub_7 14728 0, // ssub_8 14729 0, // ssub_9 14730 0, // ssub_10 14731 0, // ssub_11 14732 0, // ssub_12 14733 0, // ssub_13 14734 0, // ssub_14 14735 0, // ssub_15 14736 94, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_dsub_2_in_DPR_8 14737 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14738 0, // ssub_2_ssub_3_ssub_6_ssub_7 14739 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14740 94, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_2_in_DPR_8 14741 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14742 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14743 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14744 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14745 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14746 0, // ssub_4_ssub_5_ssub_8_ssub_9 14747 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14748 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14749 0, // ssub_6_ssub_7_dsub_5 14750 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14751 0, // ssub_6_ssub_7_dsub_5_dsub_7 14752 0, // ssub_6_ssub_7_ssub_8_ssub_9 14753 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14754 0, // ssub_8_ssub_9_ssub_12_ssub_13 14755 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14756 0, // dsub_5_dsub_7 14757 0, // dsub_5_ssub_12_ssub_13_dsub_7 14758 0, // dsub_5_ssub_12_ssub_13 14759 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14760 }, 14761 { // DTripleSpc_with_dsub_4_in_DPR_8 14762 95, // dsub_0 -> DTripleSpc_with_dsub_4_in_DPR_8 14763 0, // dsub_1 14764 95, // dsub_2 -> DTripleSpc_with_dsub_4_in_DPR_8 14765 0, // dsub_3 14766 95, // dsub_4 -> DTripleSpc_with_dsub_4_in_DPR_8 14767 0, // dsub_5 14768 0, // dsub_6 14769 0, // dsub_7 14770 0, // gsub_0 14771 0, // gsub_1 14772 0, // qqsub_0 14773 0, // qqsub_1 14774 0, // qsub_0 14775 0, // qsub_1 14776 0, // qsub_2 14777 0, // qsub_3 14778 95, // ssub_0 -> DTripleSpc_with_dsub_4_in_DPR_8 14779 95, // ssub_1 -> DTripleSpc_with_dsub_4_in_DPR_8 14780 0, // ssub_2 14781 0, // ssub_3 14782 95, // ssub_4 -> DTripleSpc_with_dsub_4_in_DPR_8 14783 95, // ssub_5 -> DTripleSpc_with_dsub_4_in_DPR_8 14784 0, // ssub_6 14785 0, // ssub_7 14786 95, // ssub_8 -> DTripleSpc_with_dsub_4_in_DPR_8 14787 95, // ssub_9 -> DTripleSpc_with_dsub_4_in_DPR_8 14788 0, // ssub_10 14789 0, // ssub_11 14790 0, // ssub_12 14791 0, // ssub_13 14792 0, // ssub_14 14793 0, // ssub_15 14794 95, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTripleSpc_with_dsub_4_in_DPR_8 14795 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14796 0, // ssub_2_ssub_3_ssub_6_ssub_7 14797 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14798 0, // ssub_2_ssub_3_ssub_4_ssub_5 14799 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14800 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14801 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14802 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14803 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14804 95, // ssub_4_ssub_5_ssub_8_ssub_9 -> DTripleSpc_with_dsub_4_in_DPR_8 14805 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14806 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14807 0, // ssub_6_ssub_7_dsub_5 14808 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14809 0, // ssub_6_ssub_7_dsub_5_dsub_7 14810 0, // ssub_6_ssub_7_ssub_8_ssub_9 14811 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14812 0, // ssub_8_ssub_9_ssub_12_ssub_13 14813 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14814 0, // dsub_5_dsub_7 14815 0, // dsub_5_ssub_12_ssub_13_dsub_7 14816 0, // dsub_5_ssub_12_ssub_13 14817 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14818 }, 14819 { // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14820 96, // dsub_0 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14821 96, // dsub_1 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14822 96, // dsub_2 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14823 0, // dsub_3 14824 0, // dsub_4 14825 0, // dsub_5 14826 0, // dsub_6 14827 0, // dsub_7 14828 0, // gsub_0 14829 0, // gsub_1 14830 0, // qqsub_0 14831 0, // qqsub_1 14832 96, // qsub_0 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14833 0, // qsub_1 14834 0, // qsub_2 14835 0, // qsub_3 14836 96, // ssub_0 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14837 96, // ssub_1 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14838 96, // ssub_2 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14839 96, // ssub_3 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14840 96, // ssub_4 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14841 96, // ssub_5 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14842 0, // ssub_6 14843 0, // ssub_7 14844 0, // ssub_8 14845 0, // ssub_9 14846 0, // ssub_10 14847 0, // ssub_11 14848 0, // ssub_12 14849 0, // ssub_13 14850 0, // ssub_14 14851 0, // ssub_15 14852 96, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14853 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14854 0, // ssub_2_ssub_3_ssub_6_ssub_7 14855 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14856 96, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 14857 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14858 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14859 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14860 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14861 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14862 0, // ssub_4_ssub_5_ssub_8_ssub_9 14863 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14864 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14865 0, // ssub_6_ssub_7_dsub_5 14866 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14867 0, // ssub_6_ssub_7_dsub_5_dsub_7 14868 0, // ssub_6_ssub_7_ssub_8_ssub_9 14869 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14870 0, // ssub_8_ssub_9_ssub_12_ssub_13 14871 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14872 0, // dsub_5_dsub_7 14873 0, // dsub_5_ssub_12_ssub_13_dsub_7 14874 0, // dsub_5_ssub_12_ssub_13 14875 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14876 }, 14877 { // DTriple_with_qsub_0_in_QPR_8 14878 97, // dsub_0 -> DTriple_with_qsub_0_in_QPR_8 14879 97, // dsub_1 -> DTriple_with_qsub_0_in_QPR_8 14880 97, // dsub_2 -> DTriple_with_qsub_0_in_QPR_8 14881 0, // dsub_3 14882 0, // dsub_4 14883 0, // dsub_5 14884 0, // dsub_6 14885 0, // dsub_7 14886 0, // gsub_0 14887 0, // gsub_1 14888 0, // qqsub_0 14889 0, // qqsub_1 14890 97, // qsub_0 -> DTriple_with_qsub_0_in_QPR_8 14891 0, // qsub_1 14892 0, // qsub_2 14893 0, // qsub_3 14894 97, // ssub_0 -> DTriple_with_qsub_0_in_QPR_8 14895 97, // ssub_1 -> DTriple_with_qsub_0_in_QPR_8 14896 97, // ssub_2 -> DTriple_with_qsub_0_in_QPR_8 14897 97, // ssub_3 -> DTriple_with_qsub_0_in_QPR_8 14898 97, // ssub_4 -> DTriple_with_qsub_0_in_QPR_8 14899 97, // ssub_5 -> DTriple_with_qsub_0_in_QPR_8 14900 0, // ssub_6 14901 0, // ssub_7 14902 0, // ssub_8 14903 0, // ssub_9 14904 0, // ssub_10 14905 0, // ssub_11 14906 0, // ssub_12 14907 0, // ssub_13 14908 0, // ssub_14 14909 0, // ssub_15 14910 97, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_qsub_0_in_QPR_8 14911 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14912 0, // ssub_2_ssub_3_ssub_6_ssub_7 14913 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14914 97, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_qsub_0_in_QPR_8 14915 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14916 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14917 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14918 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14919 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14920 0, // ssub_4_ssub_5_ssub_8_ssub_9 14921 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14922 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14923 0, // ssub_6_ssub_7_dsub_5 14924 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14925 0, // ssub_6_ssub_7_dsub_5_dsub_7 14926 0, // ssub_6_ssub_7_ssub_8_ssub_9 14927 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14928 0, // ssub_8_ssub_9_ssub_12_ssub_13 14929 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14930 0, // dsub_5_dsub_7 14931 0, // dsub_5_ssub_12_ssub_13_dsub_7 14932 0, // dsub_5_ssub_12_ssub_13 14933 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14934 }, 14935 { // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14936 98, // dsub_0 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14937 98, // dsub_1 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14938 98, // dsub_2 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14939 0, // dsub_3 14940 0, // dsub_4 14941 0, // dsub_5 14942 0, // dsub_6 14943 0, // dsub_7 14944 0, // gsub_0 14945 0, // gsub_1 14946 0, // qqsub_0 14947 0, // qqsub_1 14948 98, // qsub_0 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14949 0, // qsub_1 14950 0, // qsub_2 14951 0, // qsub_3 14952 98, // ssub_0 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14953 98, // ssub_1 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14954 98, // ssub_2 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14955 98, // ssub_3 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14956 98, // ssub_4 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14957 98, // ssub_5 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14958 0, // ssub_6 14959 0, // ssub_7 14960 0, // ssub_8 14961 0, // ssub_9 14962 0, // ssub_10 14963 0, // ssub_11 14964 0, // ssub_12 14965 0, // ssub_13 14966 0, // ssub_14 14967 0, // ssub_15 14968 98, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14969 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 14970 0, // ssub_2_ssub_3_ssub_6_ssub_7 14971 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 14972 98, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 14973 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 14974 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14975 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 14976 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 14977 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14978 0, // ssub_4_ssub_5_ssub_8_ssub_9 14979 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 14980 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 14981 0, // ssub_6_ssub_7_dsub_5 14982 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 14983 0, // ssub_6_ssub_7_dsub_5_dsub_7 14984 0, // ssub_6_ssub_7_ssub_8_ssub_9 14985 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14986 0, // ssub_8_ssub_9_ssub_12_ssub_13 14987 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 14988 0, // dsub_5_dsub_7 14989 0, // dsub_5_ssub_12_ssub_13_dsub_7 14990 0, // dsub_5_ssub_12_ssub_13 14991 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 14992 }, 14993 { // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 14994 99, // dsub_0 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 14995 99, // dsub_1 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 14996 99, // dsub_2 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 14997 0, // dsub_3 14998 0, // dsub_4 14999 0, // dsub_5 15000 0, // dsub_6 15001 0, // dsub_7 15002 0, // gsub_0 15003 0, // gsub_1 15004 0, // qqsub_0 15005 0, // qqsub_1 15006 99, // qsub_0 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 15007 0, // qsub_1 15008 0, // qsub_2 15009 0, // qsub_3 15010 99, // ssub_0 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 15011 99, // ssub_1 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 15012 99, // ssub_2 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 15013 99, // ssub_3 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 15014 99, // ssub_4 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 15015 99, // ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 15016 0, // ssub_6 15017 0, // ssub_7 15018 0, // ssub_8 15019 0, // ssub_9 15020 0, // ssub_10 15021 0, // ssub_11 15022 0, // ssub_12 15023 0, // ssub_13 15024 0, // ssub_14 15025 0, // ssub_15 15026 99, // ssub_0_ssub_1_ssub_4_ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 15027 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 15028 0, // ssub_2_ssub_3_ssub_6_ssub_7 15029 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 15030 99, // ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 15031 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15032 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15033 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15034 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15035 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15036 0, // ssub_4_ssub_5_ssub_8_ssub_9 15037 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15038 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15039 0, // ssub_6_ssub_7_dsub_5 15040 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15041 0, // ssub_6_ssub_7_dsub_5_dsub_7 15042 0, // ssub_6_ssub_7_ssub_8_ssub_9 15043 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15044 0, // ssub_8_ssub_9_ssub_12_ssub_13 15045 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15046 0, // dsub_5_dsub_7 15047 0, // dsub_5_ssub_12_ssub_13_dsub_7 15048 0, // dsub_5_ssub_12_ssub_13 15049 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15050 }, 15051 { // DQuadSpc 15052 100, // dsub_0 -> DQuadSpc 15053 0, // dsub_1 15054 100, // dsub_2 -> DQuadSpc 15055 0, // dsub_3 15056 100, // dsub_4 -> DQuadSpc 15057 0, // dsub_5 15058 0, // dsub_6 15059 0, // dsub_7 15060 0, // gsub_0 15061 0, // gsub_1 15062 0, // qqsub_0 15063 0, // qqsub_1 15064 0, // qsub_0 15065 0, // qsub_1 15066 0, // qsub_2 15067 0, // qsub_3 15068 101, // ssub_0 -> DQuadSpc_with_ssub_0 15069 101, // ssub_1 -> DQuadSpc_with_ssub_0 15070 0, // ssub_2 15071 0, // ssub_3 15072 102, // ssub_4 -> DQuadSpc_with_ssub_4 15073 102, // ssub_5 -> DQuadSpc_with_ssub_4 15074 0, // ssub_6 15075 0, // ssub_7 15076 103, // ssub_8 -> DQuadSpc_with_ssub_8 15077 103, // ssub_9 -> DQuadSpc_with_ssub_8 15078 0, // ssub_10 15079 0, // ssub_11 15080 0, // ssub_12 15081 0, // ssub_13 15082 0, // ssub_14 15083 0, // ssub_15 15084 100, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuadSpc 15085 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 15086 0, // ssub_2_ssub_3_ssub_6_ssub_7 15087 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 15088 0, // ssub_2_ssub_3_ssub_4_ssub_5 15089 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15090 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15091 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15092 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15093 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15094 100, // ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc 15095 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15096 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15097 0, // ssub_6_ssub_7_dsub_5 15098 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15099 0, // ssub_6_ssub_7_dsub_5_dsub_7 15100 0, // ssub_6_ssub_7_ssub_8_ssub_9 15101 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15102 0, // ssub_8_ssub_9_ssub_12_ssub_13 15103 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15104 0, // dsub_5_dsub_7 15105 0, // dsub_5_ssub_12_ssub_13_dsub_7 15106 0, // dsub_5_ssub_12_ssub_13 15107 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15108 }, 15109 { // DQuadSpc_with_ssub_0 15110 101, // dsub_0 -> DQuadSpc_with_ssub_0 15111 0, // dsub_1 15112 101, // dsub_2 -> DQuadSpc_with_ssub_0 15113 0, // dsub_3 15114 101, // dsub_4 -> DQuadSpc_with_ssub_0 15115 0, // dsub_5 15116 0, // dsub_6 15117 0, // dsub_7 15118 0, // gsub_0 15119 0, // gsub_1 15120 0, // qqsub_0 15121 0, // qqsub_1 15122 0, // qsub_0 15123 0, // qsub_1 15124 0, // qsub_2 15125 0, // qsub_3 15126 101, // ssub_0 -> DQuadSpc_with_ssub_0 15127 101, // ssub_1 -> DQuadSpc_with_ssub_0 15128 0, // ssub_2 15129 0, // ssub_3 15130 102, // ssub_4 -> DQuadSpc_with_ssub_4 15131 102, // ssub_5 -> DQuadSpc_with_ssub_4 15132 0, // ssub_6 15133 0, // ssub_7 15134 103, // ssub_8 -> DQuadSpc_with_ssub_8 15135 103, // ssub_9 -> DQuadSpc_with_ssub_8 15136 0, // ssub_10 15137 0, // ssub_11 15138 0, // ssub_12 15139 0, // ssub_13 15140 0, // ssub_14 15141 0, // ssub_15 15142 101, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuadSpc_with_ssub_0 15143 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 15144 0, // ssub_2_ssub_3_ssub_6_ssub_7 15145 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 15146 0, // ssub_2_ssub_3_ssub_4_ssub_5 15147 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15148 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15149 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15150 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15151 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15152 101, // ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_ssub_0 15153 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15154 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15155 0, // ssub_6_ssub_7_dsub_5 15156 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15157 0, // ssub_6_ssub_7_dsub_5_dsub_7 15158 0, // ssub_6_ssub_7_ssub_8_ssub_9 15159 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15160 0, // ssub_8_ssub_9_ssub_12_ssub_13 15161 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15162 0, // dsub_5_dsub_7 15163 0, // dsub_5_ssub_12_ssub_13_dsub_7 15164 0, // dsub_5_ssub_12_ssub_13 15165 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15166 }, 15167 { // DQuadSpc_with_ssub_4 15168 102, // dsub_0 -> DQuadSpc_with_ssub_4 15169 0, // dsub_1 15170 102, // dsub_2 -> DQuadSpc_with_ssub_4 15171 0, // dsub_3 15172 102, // dsub_4 -> DQuadSpc_with_ssub_4 15173 0, // dsub_5 15174 0, // dsub_6 15175 0, // dsub_7 15176 0, // gsub_0 15177 0, // gsub_1 15178 0, // qqsub_0 15179 0, // qqsub_1 15180 0, // qsub_0 15181 0, // qsub_1 15182 0, // qsub_2 15183 0, // qsub_3 15184 102, // ssub_0 -> DQuadSpc_with_ssub_4 15185 102, // ssub_1 -> DQuadSpc_with_ssub_4 15186 0, // ssub_2 15187 0, // ssub_3 15188 102, // ssub_4 -> DQuadSpc_with_ssub_4 15189 102, // ssub_5 -> DQuadSpc_with_ssub_4 15190 0, // ssub_6 15191 0, // ssub_7 15192 103, // ssub_8 -> DQuadSpc_with_ssub_8 15193 103, // ssub_9 -> DQuadSpc_with_ssub_8 15194 0, // ssub_10 15195 0, // ssub_11 15196 0, // ssub_12 15197 0, // ssub_13 15198 0, // ssub_14 15199 0, // ssub_15 15200 102, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuadSpc_with_ssub_4 15201 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 15202 0, // ssub_2_ssub_3_ssub_6_ssub_7 15203 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 15204 0, // ssub_2_ssub_3_ssub_4_ssub_5 15205 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15206 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15207 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15208 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15209 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15210 102, // ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_ssub_4 15211 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15212 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15213 0, // ssub_6_ssub_7_dsub_5 15214 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15215 0, // ssub_6_ssub_7_dsub_5_dsub_7 15216 0, // ssub_6_ssub_7_ssub_8_ssub_9 15217 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15218 0, // ssub_8_ssub_9_ssub_12_ssub_13 15219 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15220 0, // dsub_5_dsub_7 15221 0, // dsub_5_ssub_12_ssub_13_dsub_7 15222 0, // dsub_5_ssub_12_ssub_13 15223 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15224 }, 15225 { // DQuadSpc_with_ssub_8 15226 103, // dsub_0 -> DQuadSpc_with_ssub_8 15227 0, // dsub_1 15228 103, // dsub_2 -> DQuadSpc_with_ssub_8 15229 0, // dsub_3 15230 103, // dsub_4 -> DQuadSpc_with_ssub_8 15231 0, // dsub_5 15232 0, // dsub_6 15233 0, // dsub_7 15234 0, // gsub_0 15235 0, // gsub_1 15236 0, // qqsub_0 15237 0, // qqsub_1 15238 0, // qsub_0 15239 0, // qsub_1 15240 0, // qsub_2 15241 0, // qsub_3 15242 103, // ssub_0 -> DQuadSpc_with_ssub_8 15243 103, // ssub_1 -> DQuadSpc_with_ssub_8 15244 0, // ssub_2 15245 0, // ssub_3 15246 103, // ssub_4 -> DQuadSpc_with_ssub_8 15247 103, // ssub_5 -> DQuadSpc_with_ssub_8 15248 0, // ssub_6 15249 0, // ssub_7 15250 103, // ssub_8 -> DQuadSpc_with_ssub_8 15251 103, // ssub_9 -> DQuadSpc_with_ssub_8 15252 0, // ssub_10 15253 0, // ssub_11 15254 0, // ssub_12 15255 0, // ssub_13 15256 0, // ssub_14 15257 0, // ssub_15 15258 103, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuadSpc_with_ssub_8 15259 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 15260 0, // ssub_2_ssub_3_ssub_6_ssub_7 15261 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 15262 0, // ssub_2_ssub_3_ssub_4_ssub_5 15263 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15264 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15265 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15266 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15267 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15268 103, // ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_ssub_8 15269 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15270 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15271 0, // ssub_6_ssub_7_dsub_5 15272 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15273 0, // ssub_6_ssub_7_dsub_5_dsub_7 15274 0, // ssub_6_ssub_7_ssub_8_ssub_9 15275 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15276 0, // ssub_8_ssub_9_ssub_12_ssub_13 15277 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15278 0, // dsub_5_dsub_7 15279 0, // dsub_5_ssub_12_ssub_13_dsub_7 15280 0, // dsub_5_ssub_12_ssub_13 15281 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15282 }, 15283 { // DQuadSpc_with_dsub_0_in_DPR_8 15284 104, // dsub_0 -> DQuadSpc_with_dsub_0_in_DPR_8 15285 0, // dsub_1 15286 104, // dsub_2 -> DQuadSpc_with_dsub_0_in_DPR_8 15287 0, // dsub_3 15288 104, // dsub_4 -> DQuadSpc_with_dsub_0_in_DPR_8 15289 0, // dsub_5 15290 0, // dsub_6 15291 0, // dsub_7 15292 0, // gsub_0 15293 0, // gsub_1 15294 0, // qqsub_0 15295 0, // qqsub_1 15296 0, // qsub_0 15297 0, // qsub_1 15298 0, // qsub_2 15299 0, // qsub_3 15300 104, // ssub_0 -> DQuadSpc_with_dsub_0_in_DPR_8 15301 104, // ssub_1 -> DQuadSpc_with_dsub_0_in_DPR_8 15302 0, // ssub_2 15303 0, // ssub_3 15304 104, // ssub_4 -> DQuadSpc_with_dsub_0_in_DPR_8 15305 104, // ssub_5 -> DQuadSpc_with_dsub_0_in_DPR_8 15306 0, // ssub_6 15307 0, // ssub_7 15308 104, // ssub_8 -> DQuadSpc_with_dsub_0_in_DPR_8 15309 104, // ssub_9 -> DQuadSpc_with_dsub_0_in_DPR_8 15310 0, // ssub_10 15311 0, // ssub_11 15312 0, // ssub_12 15313 0, // ssub_13 15314 0, // ssub_14 15315 0, // ssub_15 15316 104, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuadSpc_with_dsub_0_in_DPR_8 15317 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 15318 0, // ssub_2_ssub_3_ssub_6_ssub_7 15319 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 15320 0, // ssub_2_ssub_3_ssub_4_ssub_5 15321 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15322 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15323 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15324 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15325 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15326 104, // ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_dsub_0_in_DPR_8 15327 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15328 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15329 0, // ssub_6_ssub_7_dsub_5 15330 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15331 0, // ssub_6_ssub_7_dsub_5_dsub_7 15332 0, // ssub_6_ssub_7_ssub_8_ssub_9 15333 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15334 0, // ssub_8_ssub_9_ssub_12_ssub_13 15335 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15336 0, // dsub_5_dsub_7 15337 0, // dsub_5_ssub_12_ssub_13_dsub_7 15338 0, // dsub_5_ssub_12_ssub_13 15339 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15340 }, 15341 { // DQuadSpc_with_dsub_2_in_DPR_8 15342 105, // dsub_0 -> DQuadSpc_with_dsub_2_in_DPR_8 15343 0, // dsub_1 15344 105, // dsub_2 -> DQuadSpc_with_dsub_2_in_DPR_8 15345 0, // dsub_3 15346 105, // dsub_4 -> DQuadSpc_with_dsub_2_in_DPR_8 15347 0, // dsub_5 15348 0, // dsub_6 15349 0, // dsub_7 15350 0, // gsub_0 15351 0, // gsub_1 15352 0, // qqsub_0 15353 0, // qqsub_1 15354 0, // qsub_0 15355 0, // qsub_1 15356 0, // qsub_2 15357 0, // qsub_3 15358 105, // ssub_0 -> DQuadSpc_with_dsub_2_in_DPR_8 15359 105, // ssub_1 -> DQuadSpc_with_dsub_2_in_DPR_8 15360 0, // ssub_2 15361 0, // ssub_3 15362 105, // ssub_4 -> DQuadSpc_with_dsub_2_in_DPR_8 15363 105, // ssub_5 -> DQuadSpc_with_dsub_2_in_DPR_8 15364 0, // ssub_6 15365 0, // ssub_7 15366 105, // ssub_8 -> DQuadSpc_with_dsub_2_in_DPR_8 15367 105, // ssub_9 -> DQuadSpc_with_dsub_2_in_DPR_8 15368 0, // ssub_10 15369 0, // ssub_11 15370 0, // ssub_12 15371 0, // ssub_13 15372 0, // ssub_14 15373 0, // ssub_15 15374 105, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuadSpc_with_dsub_2_in_DPR_8 15375 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 15376 0, // ssub_2_ssub_3_ssub_6_ssub_7 15377 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 15378 0, // ssub_2_ssub_3_ssub_4_ssub_5 15379 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15380 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15381 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15382 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15383 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15384 105, // ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_dsub_2_in_DPR_8 15385 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15386 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15387 0, // ssub_6_ssub_7_dsub_5 15388 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15389 0, // ssub_6_ssub_7_dsub_5_dsub_7 15390 0, // ssub_6_ssub_7_ssub_8_ssub_9 15391 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15392 0, // ssub_8_ssub_9_ssub_12_ssub_13 15393 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15394 0, // dsub_5_dsub_7 15395 0, // dsub_5_ssub_12_ssub_13_dsub_7 15396 0, // dsub_5_ssub_12_ssub_13 15397 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15398 }, 15399 { // DQuadSpc_with_dsub_4_in_DPR_8 15400 106, // dsub_0 -> DQuadSpc_with_dsub_4_in_DPR_8 15401 0, // dsub_1 15402 106, // dsub_2 -> DQuadSpc_with_dsub_4_in_DPR_8 15403 0, // dsub_3 15404 106, // dsub_4 -> DQuadSpc_with_dsub_4_in_DPR_8 15405 0, // dsub_5 15406 0, // dsub_6 15407 0, // dsub_7 15408 0, // gsub_0 15409 0, // gsub_1 15410 0, // qqsub_0 15411 0, // qqsub_1 15412 0, // qsub_0 15413 0, // qsub_1 15414 0, // qsub_2 15415 0, // qsub_3 15416 106, // ssub_0 -> DQuadSpc_with_dsub_4_in_DPR_8 15417 106, // ssub_1 -> DQuadSpc_with_dsub_4_in_DPR_8 15418 0, // ssub_2 15419 0, // ssub_3 15420 106, // ssub_4 -> DQuadSpc_with_dsub_4_in_DPR_8 15421 106, // ssub_5 -> DQuadSpc_with_dsub_4_in_DPR_8 15422 0, // ssub_6 15423 0, // ssub_7 15424 106, // ssub_8 -> DQuadSpc_with_dsub_4_in_DPR_8 15425 106, // ssub_9 -> DQuadSpc_with_dsub_4_in_DPR_8 15426 0, // ssub_10 15427 0, // ssub_11 15428 0, // ssub_12 15429 0, // ssub_13 15430 0, // ssub_14 15431 0, // ssub_15 15432 106, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuadSpc_with_dsub_4_in_DPR_8 15433 0, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 15434 0, // ssub_2_ssub_3_ssub_6_ssub_7 15435 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 15436 0, // ssub_2_ssub_3_ssub_4_ssub_5 15437 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15438 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15439 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15440 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15441 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15442 106, // ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_dsub_4_in_DPR_8 15443 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15444 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15445 0, // ssub_6_ssub_7_dsub_5 15446 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15447 0, // ssub_6_ssub_7_dsub_5_dsub_7 15448 0, // ssub_6_ssub_7_ssub_8_ssub_9 15449 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15450 0, // ssub_8_ssub_9_ssub_12_ssub_13 15451 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15452 0, // dsub_5_dsub_7 15453 0, // dsub_5_ssub_12_ssub_13_dsub_7 15454 0, // dsub_5_ssub_12_ssub_13 15455 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15456 }, 15457 { // DQuad 15458 107, // dsub_0 -> DQuad 15459 107, // dsub_1 -> DQuad 15460 107, // dsub_2 -> DQuad 15461 107, // dsub_3 -> DQuad 15462 0, // dsub_4 15463 0, // dsub_5 15464 0, // dsub_6 15465 0, // dsub_7 15466 0, // gsub_0 15467 0, // gsub_1 15468 0, // qqsub_0 15469 0, // qqsub_1 15470 107, // qsub_0 -> DQuad 15471 107, // qsub_1 -> DQuad 15472 0, // qsub_2 15473 0, // qsub_3 15474 108, // ssub_0 -> DQuad_with_ssub_0 15475 108, // ssub_1 -> DQuad_with_ssub_0 15476 109, // ssub_2 -> DQuad_with_ssub_2 15477 109, // ssub_3 -> DQuad_with_ssub_2 15478 112, // ssub_4 -> DQuad_with_ssub_4 15479 112, // ssub_5 -> DQuad_with_ssub_4 15480 113, // ssub_6 -> DQuad_with_ssub_6 15481 113, // ssub_7 -> DQuad_with_ssub_6 15482 0, // ssub_8 15483 0, // ssub_9 15484 0, // ssub_10 15485 0, // ssub_11 15486 0, // ssub_12 15487 0, // ssub_13 15488 0, // ssub_14 15489 0, // ssub_15 15490 107, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad 15491 107, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad 15492 107, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad 15493 107, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad 15494 107, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad 15495 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15496 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15497 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15498 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15499 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15500 0, // ssub_4_ssub_5_ssub_8_ssub_9 15501 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15502 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15503 0, // ssub_6_ssub_7_dsub_5 15504 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15505 0, // ssub_6_ssub_7_dsub_5_dsub_7 15506 0, // ssub_6_ssub_7_ssub_8_ssub_9 15507 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15508 0, // ssub_8_ssub_9_ssub_12_ssub_13 15509 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15510 0, // dsub_5_dsub_7 15511 0, // dsub_5_ssub_12_ssub_13_dsub_7 15512 0, // dsub_5_ssub_12_ssub_13 15513 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15514 }, 15515 { // DQuad_with_ssub_0 15516 108, // dsub_0 -> DQuad_with_ssub_0 15517 108, // dsub_1 -> DQuad_with_ssub_0 15518 108, // dsub_2 -> DQuad_with_ssub_0 15519 108, // dsub_3 -> DQuad_with_ssub_0 15520 0, // dsub_4 15521 0, // dsub_5 15522 0, // dsub_6 15523 0, // dsub_7 15524 0, // gsub_0 15525 0, // gsub_1 15526 0, // qqsub_0 15527 0, // qqsub_1 15528 108, // qsub_0 -> DQuad_with_ssub_0 15529 108, // qsub_1 -> DQuad_with_ssub_0 15530 0, // qsub_2 15531 0, // qsub_3 15532 108, // ssub_0 -> DQuad_with_ssub_0 15533 108, // ssub_1 -> DQuad_with_ssub_0 15534 109, // ssub_2 -> DQuad_with_ssub_2 15535 109, // ssub_3 -> DQuad_with_ssub_2 15536 112, // ssub_4 -> DQuad_with_ssub_4 15537 112, // ssub_5 -> DQuad_with_ssub_4 15538 113, // ssub_6 -> DQuad_with_ssub_6 15539 113, // ssub_7 -> DQuad_with_ssub_6 15540 0, // ssub_8 15541 0, // ssub_9 15542 0, // ssub_10 15543 0, // ssub_11 15544 0, // ssub_12 15545 0, // ssub_13 15546 0, // ssub_14 15547 0, // ssub_15 15548 108, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_ssub_0 15549 108, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_0 15550 108, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_ssub_0 15551 108, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_ssub_0 15552 108, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_0 15553 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15554 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15555 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15556 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15557 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15558 0, // ssub_4_ssub_5_ssub_8_ssub_9 15559 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15560 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15561 0, // ssub_6_ssub_7_dsub_5 15562 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15563 0, // ssub_6_ssub_7_dsub_5_dsub_7 15564 0, // ssub_6_ssub_7_ssub_8_ssub_9 15565 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15566 0, // ssub_8_ssub_9_ssub_12_ssub_13 15567 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15568 0, // dsub_5_dsub_7 15569 0, // dsub_5_ssub_12_ssub_13_dsub_7 15570 0, // dsub_5_ssub_12_ssub_13 15571 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15572 }, 15573 { // DQuad_with_ssub_2 15574 109, // dsub_0 -> DQuad_with_ssub_2 15575 109, // dsub_1 -> DQuad_with_ssub_2 15576 109, // dsub_2 -> DQuad_with_ssub_2 15577 109, // dsub_3 -> DQuad_with_ssub_2 15578 0, // dsub_4 15579 0, // dsub_5 15580 0, // dsub_6 15581 0, // dsub_7 15582 0, // gsub_0 15583 0, // gsub_1 15584 0, // qqsub_0 15585 0, // qqsub_1 15586 109, // qsub_0 -> DQuad_with_ssub_2 15587 109, // qsub_1 -> DQuad_with_ssub_2 15588 0, // qsub_2 15589 0, // qsub_3 15590 109, // ssub_0 -> DQuad_with_ssub_2 15591 109, // ssub_1 -> DQuad_with_ssub_2 15592 109, // ssub_2 -> DQuad_with_ssub_2 15593 109, // ssub_3 -> DQuad_with_ssub_2 15594 112, // ssub_4 -> DQuad_with_ssub_4 15595 112, // ssub_5 -> DQuad_with_ssub_4 15596 113, // ssub_6 -> DQuad_with_ssub_6 15597 113, // ssub_7 -> DQuad_with_ssub_6 15598 0, // ssub_8 15599 0, // ssub_9 15600 0, // ssub_10 15601 0, // ssub_11 15602 0, // ssub_12 15603 0, // ssub_13 15604 0, // ssub_14 15605 0, // ssub_15 15606 109, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_ssub_2 15607 109, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_2 15608 109, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_ssub_2 15609 109, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_ssub_2 15610 109, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_2 15611 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15612 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15613 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15614 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15615 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15616 0, // ssub_4_ssub_5_ssub_8_ssub_9 15617 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15618 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15619 0, // ssub_6_ssub_7_dsub_5 15620 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15621 0, // ssub_6_ssub_7_dsub_5_dsub_7 15622 0, // ssub_6_ssub_7_ssub_8_ssub_9 15623 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15624 0, // ssub_8_ssub_9_ssub_12_ssub_13 15625 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15626 0, // dsub_5_dsub_7 15627 0, // dsub_5_ssub_12_ssub_13_dsub_7 15628 0, // dsub_5_ssub_12_ssub_13 15629 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15630 }, 15631 { // QQPR 15632 110, // dsub_0 -> QQPR 15633 110, // dsub_1 -> QQPR 15634 110, // dsub_2 -> QQPR 15635 110, // dsub_3 -> QQPR 15636 0, // dsub_4 15637 0, // dsub_5 15638 0, // dsub_6 15639 0, // dsub_7 15640 0, // gsub_0 15641 0, // gsub_1 15642 0, // qqsub_0 15643 0, // qqsub_1 15644 110, // qsub_0 -> QQPR 15645 110, // qsub_1 -> QQPR 15646 0, // qsub_2 15647 0, // qsub_3 15648 115, // ssub_0 -> DQuad_with_qsub_0_in_MQPR 15649 115, // ssub_1 -> DQuad_with_qsub_0_in_MQPR 15650 115, // ssub_2 -> DQuad_with_qsub_0_in_MQPR 15651 115, // ssub_3 -> DQuad_with_qsub_0_in_MQPR 15652 119, // ssub_4 -> MQQPR 15653 119, // ssub_5 -> MQQPR 15654 119, // ssub_6 -> MQQPR 15655 119, // ssub_7 -> MQQPR 15656 0, // ssub_8 15657 0, // ssub_9 15658 0, // ssub_10 15659 0, // ssub_11 15660 0, // ssub_12 15661 0, // ssub_13 15662 0, // ssub_14 15663 0, // ssub_15 15664 110, // ssub_0_ssub_1_ssub_4_ssub_5 -> QQPR 15665 110, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> QQPR 15666 110, // ssub_2_ssub_3_ssub_6_ssub_7 -> QQPR 15667 110, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> QQPR 15668 110, // ssub_2_ssub_3_ssub_4_ssub_5 -> QQPR 15669 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15670 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15671 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15672 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15673 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15674 0, // ssub_4_ssub_5_ssub_8_ssub_9 15675 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15676 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15677 0, // ssub_6_ssub_7_dsub_5 15678 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15679 0, // ssub_6_ssub_7_dsub_5_dsub_7 15680 0, // ssub_6_ssub_7_ssub_8_ssub_9 15681 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15682 0, // ssub_8_ssub_9_ssub_12_ssub_13 15683 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15684 0, // dsub_5_dsub_7 15685 0, // dsub_5_ssub_12_ssub_13_dsub_7 15686 0, // dsub_5_ssub_12_ssub_13 15687 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15688 }, 15689 { // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15690 111, // dsub_0 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15691 111, // dsub_1 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15692 111, // dsub_2 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15693 111, // dsub_3 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15694 0, // dsub_4 15695 0, // dsub_5 15696 0, // dsub_6 15697 0, // dsub_7 15698 0, // gsub_0 15699 0, // gsub_1 15700 0, // qqsub_0 15701 0, // qqsub_1 15702 111, // qsub_0 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15703 111, // qsub_1 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15704 0, // qsub_2 15705 0, // qsub_3 15706 116, // ssub_0 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15707 116, // ssub_1 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15708 118, // ssub_2 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 15709 118, // ssub_3 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 15710 118, // ssub_4 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 15711 118, // ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 15712 121, // ssub_6 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 15713 121, // ssub_7 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 15714 0, // ssub_8 15715 0, // ssub_9 15716 0, // ssub_10 15717 0, // ssub_11 15718 0, // ssub_12 15719 0, // ssub_13 15720 0, // ssub_14 15721 0, // ssub_15 15722 111, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15723 111, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15724 111, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15725 111, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15726 111, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15727 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15728 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15729 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15730 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15731 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15732 0, // ssub_4_ssub_5_ssub_8_ssub_9 15733 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15734 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15735 0, // ssub_6_ssub_7_dsub_5 15736 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15737 0, // ssub_6_ssub_7_dsub_5_dsub_7 15738 0, // ssub_6_ssub_7_ssub_8_ssub_9 15739 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15740 0, // ssub_8_ssub_9_ssub_12_ssub_13 15741 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15742 0, // dsub_5_dsub_7 15743 0, // dsub_5_ssub_12_ssub_13_dsub_7 15744 0, // dsub_5_ssub_12_ssub_13 15745 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15746 }, 15747 { // DQuad_with_ssub_4 15748 112, // dsub_0 -> DQuad_with_ssub_4 15749 112, // dsub_1 -> DQuad_with_ssub_4 15750 112, // dsub_2 -> DQuad_with_ssub_4 15751 112, // dsub_3 -> DQuad_with_ssub_4 15752 0, // dsub_4 15753 0, // dsub_5 15754 0, // dsub_6 15755 0, // dsub_7 15756 0, // gsub_0 15757 0, // gsub_1 15758 0, // qqsub_0 15759 0, // qqsub_1 15760 112, // qsub_0 -> DQuad_with_ssub_4 15761 112, // qsub_1 -> DQuad_with_ssub_4 15762 0, // qsub_2 15763 0, // qsub_3 15764 112, // ssub_0 -> DQuad_with_ssub_4 15765 112, // ssub_1 -> DQuad_with_ssub_4 15766 112, // ssub_2 -> DQuad_with_ssub_4 15767 112, // ssub_3 -> DQuad_with_ssub_4 15768 112, // ssub_4 -> DQuad_with_ssub_4 15769 112, // ssub_5 -> DQuad_with_ssub_4 15770 113, // ssub_6 -> DQuad_with_ssub_6 15771 113, // ssub_7 -> DQuad_with_ssub_6 15772 0, // ssub_8 15773 0, // ssub_9 15774 0, // ssub_10 15775 0, // ssub_11 15776 0, // ssub_12 15777 0, // ssub_13 15778 0, // ssub_14 15779 0, // ssub_15 15780 112, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_ssub_4 15781 112, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_4 15782 112, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_ssub_4 15783 112, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_ssub_4 15784 112, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_4 15785 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15786 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15787 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15788 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15789 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15790 0, // ssub_4_ssub_5_ssub_8_ssub_9 15791 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15792 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15793 0, // ssub_6_ssub_7_dsub_5 15794 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15795 0, // ssub_6_ssub_7_dsub_5_dsub_7 15796 0, // ssub_6_ssub_7_ssub_8_ssub_9 15797 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15798 0, // ssub_8_ssub_9_ssub_12_ssub_13 15799 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15800 0, // dsub_5_dsub_7 15801 0, // dsub_5_ssub_12_ssub_13_dsub_7 15802 0, // dsub_5_ssub_12_ssub_13 15803 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15804 }, 15805 { // DQuad_with_ssub_6 15806 113, // dsub_0 -> DQuad_with_ssub_6 15807 113, // dsub_1 -> DQuad_with_ssub_6 15808 113, // dsub_2 -> DQuad_with_ssub_6 15809 113, // dsub_3 -> DQuad_with_ssub_6 15810 0, // dsub_4 15811 0, // dsub_5 15812 0, // dsub_6 15813 0, // dsub_7 15814 0, // gsub_0 15815 0, // gsub_1 15816 0, // qqsub_0 15817 0, // qqsub_1 15818 113, // qsub_0 -> DQuad_with_ssub_6 15819 113, // qsub_1 -> DQuad_with_ssub_6 15820 0, // qsub_2 15821 0, // qsub_3 15822 113, // ssub_0 -> DQuad_with_ssub_6 15823 113, // ssub_1 -> DQuad_with_ssub_6 15824 113, // ssub_2 -> DQuad_with_ssub_6 15825 113, // ssub_3 -> DQuad_with_ssub_6 15826 113, // ssub_4 -> DQuad_with_ssub_6 15827 113, // ssub_5 -> DQuad_with_ssub_6 15828 113, // ssub_6 -> DQuad_with_ssub_6 15829 113, // ssub_7 -> DQuad_with_ssub_6 15830 0, // ssub_8 15831 0, // ssub_9 15832 0, // ssub_10 15833 0, // ssub_11 15834 0, // ssub_12 15835 0, // ssub_13 15836 0, // ssub_14 15837 0, // ssub_15 15838 113, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_ssub_6 15839 113, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_6 15840 113, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_ssub_6 15841 113, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_ssub_6 15842 113, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_6 15843 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15844 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15845 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15846 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15847 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15848 0, // ssub_4_ssub_5_ssub_8_ssub_9 15849 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15850 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15851 0, // ssub_6_ssub_7_dsub_5 15852 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15853 0, // ssub_6_ssub_7_dsub_5_dsub_7 15854 0, // ssub_6_ssub_7_ssub_8_ssub_9 15855 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15856 0, // ssub_8_ssub_9_ssub_12_ssub_13 15857 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15858 0, // dsub_5_dsub_7 15859 0, // dsub_5_ssub_12_ssub_13_dsub_7 15860 0, // dsub_5_ssub_12_ssub_13 15861 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15862 }, 15863 { // DQuad_with_dsub_0_in_DPR_8 15864 114, // dsub_0 -> DQuad_with_dsub_0_in_DPR_8 15865 114, // dsub_1 -> DQuad_with_dsub_0_in_DPR_8 15866 114, // dsub_2 -> DQuad_with_dsub_0_in_DPR_8 15867 114, // dsub_3 -> DQuad_with_dsub_0_in_DPR_8 15868 0, // dsub_4 15869 0, // dsub_5 15870 0, // dsub_6 15871 0, // dsub_7 15872 0, // gsub_0 15873 0, // gsub_1 15874 0, // qqsub_0 15875 0, // qqsub_1 15876 114, // qsub_0 -> DQuad_with_dsub_0_in_DPR_8 15877 114, // qsub_1 -> DQuad_with_dsub_0_in_DPR_8 15878 0, // qsub_2 15879 0, // qsub_3 15880 114, // ssub_0 -> DQuad_with_dsub_0_in_DPR_8 15881 114, // ssub_1 -> DQuad_with_dsub_0_in_DPR_8 15882 114, // ssub_2 -> DQuad_with_dsub_0_in_DPR_8 15883 114, // ssub_3 -> DQuad_with_dsub_0_in_DPR_8 15884 114, // ssub_4 -> DQuad_with_dsub_0_in_DPR_8 15885 114, // ssub_5 -> DQuad_with_dsub_0_in_DPR_8 15886 114, // ssub_6 -> DQuad_with_dsub_0_in_DPR_8 15887 114, // ssub_7 -> DQuad_with_dsub_0_in_DPR_8 15888 0, // ssub_8 15889 0, // ssub_9 15890 0, // ssub_10 15891 0, // ssub_11 15892 0, // ssub_12 15893 0, // ssub_13 15894 0, // ssub_14 15895 0, // ssub_15 15896 114, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_dsub_0_in_DPR_8 15897 114, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_dsub_0_in_DPR_8 15898 114, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_dsub_0_in_DPR_8 15899 114, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_dsub_0_in_DPR_8 15900 114, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_dsub_0_in_DPR_8 15901 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15902 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15903 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15904 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15905 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15906 0, // ssub_4_ssub_5_ssub_8_ssub_9 15907 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15908 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15909 0, // ssub_6_ssub_7_dsub_5 15910 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15911 0, // ssub_6_ssub_7_dsub_5_dsub_7 15912 0, // ssub_6_ssub_7_ssub_8_ssub_9 15913 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15914 0, // ssub_8_ssub_9_ssub_12_ssub_13 15915 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15916 0, // dsub_5_dsub_7 15917 0, // dsub_5_ssub_12_ssub_13_dsub_7 15918 0, // dsub_5_ssub_12_ssub_13 15919 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15920 }, 15921 { // DQuad_with_qsub_0_in_MQPR 15922 115, // dsub_0 -> DQuad_with_qsub_0_in_MQPR 15923 115, // dsub_1 -> DQuad_with_qsub_0_in_MQPR 15924 115, // dsub_2 -> DQuad_with_qsub_0_in_MQPR 15925 115, // dsub_3 -> DQuad_with_qsub_0_in_MQPR 15926 0, // dsub_4 15927 0, // dsub_5 15928 0, // dsub_6 15929 0, // dsub_7 15930 0, // gsub_0 15931 0, // gsub_1 15932 0, // qqsub_0 15933 0, // qqsub_1 15934 115, // qsub_0 -> DQuad_with_qsub_0_in_MQPR 15935 115, // qsub_1 -> DQuad_with_qsub_0_in_MQPR 15936 0, // qsub_2 15937 0, // qsub_3 15938 115, // ssub_0 -> DQuad_with_qsub_0_in_MQPR 15939 115, // ssub_1 -> DQuad_with_qsub_0_in_MQPR 15940 115, // ssub_2 -> DQuad_with_qsub_0_in_MQPR 15941 115, // ssub_3 -> DQuad_with_qsub_0_in_MQPR 15942 119, // ssub_4 -> MQQPR 15943 119, // ssub_5 -> MQQPR 15944 119, // ssub_6 -> MQQPR 15945 119, // ssub_7 -> MQQPR 15946 0, // ssub_8 15947 0, // ssub_9 15948 0, // ssub_10 15949 0, // ssub_11 15950 0, // ssub_12 15951 0, // ssub_13 15952 0, // ssub_14 15953 0, // ssub_15 15954 115, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_qsub_0_in_MQPR 15955 115, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_qsub_0_in_MQPR 15956 115, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_qsub_0_in_MQPR 15957 115, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_qsub_0_in_MQPR 15958 115, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_qsub_0_in_MQPR 15959 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 15960 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15961 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 15962 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 15963 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15964 0, // ssub_4_ssub_5_ssub_8_ssub_9 15965 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 15966 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 15967 0, // ssub_6_ssub_7_dsub_5 15968 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 15969 0, // ssub_6_ssub_7_dsub_5_dsub_7 15970 0, // ssub_6_ssub_7_ssub_8_ssub_9 15971 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15972 0, // ssub_8_ssub_9_ssub_12_ssub_13 15973 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 15974 0, // dsub_5_dsub_7 15975 0, // dsub_5_ssub_12_ssub_13_dsub_7 15976 0, // dsub_5_ssub_12_ssub_13 15977 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 15978 }, 15979 { // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15980 116, // dsub_0 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15981 116, // dsub_1 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15982 116, // dsub_2 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15983 116, // dsub_3 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15984 0, // dsub_4 15985 0, // dsub_5 15986 0, // dsub_6 15987 0, // dsub_7 15988 0, // gsub_0 15989 0, // gsub_1 15990 0, // qqsub_0 15991 0, // qqsub_1 15992 116, // qsub_0 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15993 116, // qsub_1 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15994 0, // qsub_2 15995 0, // qsub_3 15996 116, // ssub_0 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15997 116, // ssub_1 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 15998 118, // ssub_2 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 15999 118, // ssub_3 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16000 118, // ssub_4 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16001 118, // ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16002 121, // ssub_6 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16003 121, // ssub_7 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16004 0, // ssub_8 16005 0, // ssub_9 16006 0, // ssub_10 16007 0, // ssub_11 16008 0, // ssub_12 16009 0, // ssub_13 16010 0, // ssub_14 16011 0, // ssub_15 16012 116, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 16013 116, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 16014 116, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 16015 116, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 16016 116, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 16017 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 16018 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16019 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 16020 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 16021 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16022 0, // ssub_4_ssub_5_ssub_8_ssub_9 16023 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16024 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16025 0, // ssub_6_ssub_7_dsub_5 16026 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 16027 0, // ssub_6_ssub_7_dsub_5_dsub_7 16028 0, // ssub_6_ssub_7_ssub_8_ssub_9 16029 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16030 0, // ssub_8_ssub_9_ssub_12_ssub_13 16031 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16032 0, // dsub_5_dsub_7 16033 0, // dsub_5_ssub_12_ssub_13_dsub_7 16034 0, // dsub_5_ssub_12_ssub_13 16035 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 16036 }, 16037 { // DQuad_with_dsub_1_in_DPR_8 16038 117, // dsub_0 -> DQuad_with_dsub_1_in_DPR_8 16039 117, // dsub_1 -> DQuad_with_dsub_1_in_DPR_8 16040 117, // dsub_2 -> DQuad_with_dsub_1_in_DPR_8 16041 117, // dsub_3 -> DQuad_with_dsub_1_in_DPR_8 16042 0, // dsub_4 16043 0, // dsub_5 16044 0, // dsub_6 16045 0, // dsub_7 16046 0, // gsub_0 16047 0, // gsub_1 16048 0, // qqsub_0 16049 0, // qqsub_1 16050 117, // qsub_0 -> DQuad_with_dsub_1_in_DPR_8 16051 117, // qsub_1 -> DQuad_with_dsub_1_in_DPR_8 16052 0, // qsub_2 16053 0, // qsub_3 16054 117, // ssub_0 -> DQuad_with_dsub_1_in_DPR_8 16055 117, // ssub_1 -> DQuad_with_dsub_1_in_DPR_8 16056 117, // ssub_2 -> DQuad_with_dsub_1_in_DPR_8 16057 117, // ssub_3 -> DQuad_with_dsub_1_in_DPR_8 16058 117, // ssub_4 -> DQuad_with_dsub_1_in_DPR_8 16059 117, // ssub_5 -> DQuad_with_dsub_1_in_DPR_8 16060 117, // ssub_6 -> DQuad_with_dsub_1_in_DPR_8 16061 117, // ssub_7 -> DQuad_with_dsub_1_in_DPR_8 16062 0, // ssub_8 16063 0, // ssub_9 16064 0, // ssub_10 16065 0, // ssub_11 16066 0, // ssub_12 16067 0, // ssub_13 16068 0, // ssub_14 16069 0, // ssub_15 16070 117, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_dsub_1_in_DPR_8 16071 117, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_dsub_1_in_DPR_8 16072 117, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_dsub_1_in_DPR_8 16073 117, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_dsub_1_in_DPR_8 16074 117, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_dsub_1_in_DPR_8 16075 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 16076 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16077 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 16078 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 16079 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16080 0, // ssub_4_ssub_5_ssub_8_ssub_9 16081 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16082 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16083 0, // ssub_6_ssub_7_dsub_5 16084 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 16085 0, // ssub_6_ssub_7_dsub_5_dsub_7 16086 0, // ssub_6_ssub_7_ssub_8_ssub_9 16087 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16088 0, // ssub_8_ssub_9_ssub_12_ssub_13 16089 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16090 0, // dsub_5_dsub_7 16091 0, // dsub_5_ssub_12_ssub_13_dsub_7 16092 0, // dsub_5_ssub_12_ssub_13 16093 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 16094 }, 16095 { // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16096 118, // dsub_0 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16097 118, // dsub_1 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16098 118, // dsub_2 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16099 118, // dsub_3 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16100 0, // dsub_4 16101 0, // dsub_5 16102 0, // dsub_6 16103 0, // dsub_7 16104 0, // gsub_0 16105 0, // gsub_1 16106 0, // qqsub_0 16107 0, // qqsub_1 16108 118, // qsub_0 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16109 118, // qsub_1 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16110 0, // qsub_2 16111 0, // qsub_3 16112 118, // ssub_0 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16113 118, // ssub_1 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16114 118, // ssub_2 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16115 118, // ssub_3 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16116 118, // ssub_4 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16117 118, // ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16118 121, // ssub_6 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16119 121, // ssub_7 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16120 0, // ssub_8 16121 0, // ssub_9 16122 0, // ssub_10 16123 0, // ssub_11 16124 0, // ssub_12 16125 0, // ssub_13 16126 0, // ssub_14 16127 0, // ssub_15 16128 118, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16129 118, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16130 118, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16131 118, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16132 118, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16133 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 16134 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16135 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 16136 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 16137 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16138 0, // ssub_4_ssub_5_ssub_8_ssub_9 16139 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16140 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16141 0, // ssub_6_ssub_7_dsub_5 16142 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 16143 0, // ssub_6_ssub_7_dsub_5_dsub_7 16144 0, // ssub_6_ssub_7_ssub_8_ssub_9 16145 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16146 0, // ssub_8_ssub_9_ssub_12_ssub_13 16147 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16148 0, // dsub_5_dsub_7 16149 0, // dsub_5_ssub_12_ssub_13_dsub_7 16150 0, // dsub_5_ssub_12_ssub_13 16151 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 16152 }, 16153 { // MQQPR 16154 119, // dsub_0 -> MQQPR 16155 119, // dsub_1 -> MQQPR 16156 119, // dsub_2 -> MQQPR 16157 119, // dsub_3 -> MQQPR 16158 0, // dsub_4 16159 0, // dsub_5 16160 0, // dsub_6 16161 0, // dsub_7 16162 0, // gsub_0 16163 0, // gsub_1 16164 0, // qqsub_0 16165 0, // qqsub_1 16166 119, // qsub_0 -> MQQPR 16167 119, // qsub_1 -> MQQPR 16168 0, // qsub_2 16169 0, // qsub_3 16170 119, // ssub_0 -> MQQPR 16171 119, // ssub_1 -> MQQPR 16172 119, // ssub_2 -> MQQPR 16173 119, // ssub_3 -> MQQPR 16174 119, // ssub_4 -> MQQPR 16175 119, // ssub_5 -> MQQPR 16176 119, // ssub_6 -> MQQPR 16177 119, // ssub_7 -> MQQPR 16178 0, // ssub_8 16179 0, // ssub_9 16180 0, // ssub_10 16181 0, // ssub_11 16182 0, // ssub_12 16183 0, // ssub_13 16184 0, // ssub_14 16185 0, // ssub_15 16186 119, // ssub_0_ssub_1_ssub_4_ssub_5 -> MQQPR 16187 119, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> MQQPR 16188 119, // ssub_2_ssub_3_ssub_6_ssub_7 -> MQQPR 16189 119, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> MQQPR 16190 119, // ssub_2_ssub_3_ssub_4_ssub_5 -> MQQPR 16191 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 16192 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16193 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 16194 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 16195 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16196 0, // ssub_4_ssub_5_ssub_8_ssub_9 16197 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16198 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16199 0, // ssub_6_ssub_7_dsub_5 16200 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 16201 0, // ssub_6_ssub_7_dsub_5_dsub_7 16202 0, // ssub_6_ssub_7_ssub_8_ssub_9 16203 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16204 0, // ssub_8_ssub_9_ssub_12_ssub_13 16205 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16206 0, // dsub_5_dsub_7 16207 0, // dsub_5_ssub_12_ssub_13_dsub_7 16208 0, // dsub_5_ssub_12_ssub_13 16209 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 16210 }, 16211 { // DQuad_with_dsub_2_in_DPR_8 16212 120, // dsub_0 -> DQuad_with_dsub_2_in_DPR_8 16213 120, // dsub_1 -> DQuad_with_dsub_2_in_DPR_8 16214 120, // dsub_2 -> DQuad_with_dsub_2_in_DPR_8 16215 120, // dsub_3 -> DQuad_with_dsub_2_in_DPR_8 16216 0, // dsub_4 16217 0, // dsub_5 16218 0, // dsub_6 16219 0, // dsub_7 16220 0, // gsub_0 16221 0, // gsub_1 16222 0, // qqsub_0 16223 0, // qqsub_1 16224 120, // qsub_0 -> DQuad_with_dsub_2_in_DPR_8 16225 120, // qsub_1 -> DQuad_with_dsub_2_in_DPR_8 16226 0, // qsub_2 16227 0, // qsub_3 16228 120, // ssub_0 -> DQuad_with_dsub_2_in_DPR_8 16229 120, // ssub_1 -> DQuad_with_dsub_2_in_DPR_8 16230 120, // ssub_2 -> DQuad_with_dsub_2_in_DPR_8 16231 120, // ssub_3 -> DQuad_with_dsub_2_in_DPR_8 16232 120, // ssub_4 -> DQuad_with_dsub_2_in_DPR_8 16233 120, // ssub_5 -> DQuad_with_dsub_2_in_DPR_8 16234 120, // ssub_6 -> DQuad_with_dsub_2_in_DPR_8 16235 120, // ssub_7 -> DQuad_with_dsub_2_in_DPR_8 16236 0, // ssub_8 16237 0, // ssub_9 16238 0, // ssub_10 16239 0, // ssub_11 16240 0, // ssub_12 16241 0, // ssub_13 16242 0, // ssub_14 16243 0, // ssub_15 16244 120, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_dsub_2_in_DPR_8 16245 120, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_dsub_2_in_DPR_8 16246 120, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_dsub_2_in_DPR_8 16247 120, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_dsub_2_in_DPR_8 16248 120, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_dsub_2_in_DPR_8 16249 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 16250 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16251 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 16252 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 16253 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16254 0, // ssub_4_ssub_5_ssub_8_ssub_9 16255 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16256 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16257 0, // ssub_6_ssub_7_dsub_5 16258 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 16259 0, // ssub_6_ssub_7_dsub_5_dsub_7 16260 0, // ssub_6_ssub_7_ssub_8_ssub_9 16261 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16262 0, // ssub_8_ssub_9_ssub_12_ssub_13 16263 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16264 0, // dsub_5_dsub_7 16265 0, // dsub_5_ssub_12_ssub_13_dsub_7 16266 0, // dsub_5_ssub_12_ssub_13 16267 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 16268 }, 16269 { // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16270 121, // dsub_0 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16271 121, // dsub_1 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16272 121, // dsub_2 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16273 121, // dsub_3 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16274 0, // dsub_4 16275 0, // dsub_5 16276 0, // dsub_6 16277 0, // dsub_7 16278 0, // gsub_0 16279 0, // gsub_1 16280 0, // qqsub_0 16281 0, // qqsub_1 16282 121, // qsub_0 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16283 121, // qsub_1 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16284 0, // qsub_2 16285 0, // qsub_3 16286 121, // ssub_0 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16287 121, // ssub_1 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16288 121, // ssub_2 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16289 121, // ssub_3 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16290 121, // ssub_4 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16291 121, // ssub_5 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16292 121, // ssub_6 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16293 121, // ssub_7 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16294 0, // ssub_8 16295 0, // ssub_9 16296 0, // ssub_10 16297 0, // ssub_11 16298 0, // ssub_12 16299 0, // ssub_13 16300 0, // ssub_14 16301 0, // ssub_15 16302 121, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16303 121, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16304 121, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16305 121, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16306 121, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16307 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 16308 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16309 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 16310 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 16311 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16312 0, // ssub_4_ssub_5_ssub_8_ssub_9 16313 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16314 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16315 0, // ssub_6_ssub_7_dsub_5 16316 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 16317 0, // ssub_6_ssub_7_dsub_5_dsub_7 16318 0, // ssub_6_ssub_7_ssub_8_ssub_9 16319 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16320 0, // ssub_8_ssub_9_ssub_12_ssub_13 16321 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16322 0, // dsub_5_dsub_7 16323 0, // dsub_5_ssub_12_ssub_13_dsub_7 16324 0, // dsub_5_ssub_12_ssub_13 16325 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 16326 }, 16327 { // DQuad_with_dsub_3_in_DPR_8 16328 122, // dsub_0 -> DQuad_with_dsub_3_in_DPR_8 16329 122, // dsub_1 -> DQuad_with_dsub_3_in_DPR_8 16330 122, // dsub_2 -> DQuad_with_dsub_3_in_DPR_8 16331 122, // dsub_3 -> DQuad_with_dsub_3_in_DPR_8 16332 0, // dsub_4 16333 0, // dsub_5 16334 0, // dsub_6 16335 0, // dsub_7 16336 0, // gsub_0 16337 0, // gsub_1 16338 0, // qqsub_0 16339 0, // qqsub_1 16340 122, // qsub_0 -> DQuad_with_dsub_3_in_DPR_8 16341 122, // qsub_1 -> DQuad_with_dsub_3_in_DPR_8 16342 0, // qsub_2 16343 0, // qsub_3 16344 122, // ssub_0 -> DQuad_with_dsub_3_in_DPR_8 16345 122, // ssub_1 -> DQuad_with_dsub_3_in_DPR_8 16346 122, // ssub_2 -> DQuad_with_dsub_3_in_DPR_8 16347 122, // ssub_3 -> DQuad_with_dsub_3_in_DPR_8 16348 122, // ssub_4 -> DQuad_with_dsub_3_in_DPR_8 16349 122, // ssub_5 -> DQuad_with_dsub_3_in_DPR_8 16350 122, // ssub_6 -> DQuad_with_dsub_3_in_DPR_8 16351 122, // ssub_7 -> DQuad_with_dsub_3_in_DPR_8 16352 0, // ssub_8 16353 0, // ssub_9 16354 0, // ssub_10 16355 0, // ssub_11 16356 0, // ssub_12 16357 0, // ssub_13 16358 0, // ssub_14 16359 0, // ssub_15 16360 122, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_dsub_3_in_DPR_8 16361 122, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_dsub_3_in_DPR_8 16362 122, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_dsub_3_in_DPR_8 16363 122, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_dsub_3_in_DPR_8 16364 122, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_dsub_3_in_DPR_8 16365 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 16366 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16367 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 16368 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 16369 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16370 0, // ssub_4_ssub_5_ssub_8_ssub_9 16371 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16372 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16373 0, // ssub_6_ssub_7_dsub_5 16374 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 16375 0, // ssub_6_ssub_7_dsub_5_dsub_7 16376 0, // ssub_6_ssub_7_ssub_8_ssub_9 16377 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16378 0, // ssub_8_ssub_9_ssub_12_ssub_13 16379 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16380 0, // dsub_5_dsub_7 16381 0, // dsub_5_ssub_12_ssub_13_dsub_7 16382 0, // dsub_5_ssub_12_ssub_13 16383 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 16384 }, 16385 { // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16386 123, // dsub_0 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16387 123, // dsub_1 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16388 123, // dsub_2 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16389 123, // dsub_3 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16390 0, // dsub_4 16391 0, // dsub_5 16392 0, // dsub_6 16393 0, // dsub_7 16394 0, // gsub_0 16395 0, // gsub_1 16396 0, // qqsub_0 16397 0, // qqsub_1 16398 123, // qsub_0 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16399 123, // qsub_1 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16400 0, // qsub_2 16401 0, // qsub_3 16402 123, // ssub_0 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16403 123, // ssub_1 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16404 123, // ssub_2 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16405 123, // ssub_3 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16406 123, // ssub_4 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16407 123, // ssub_5 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16408 123, // ssub_6 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16409 123, // ssub_7 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16410 0, // ssub_8 16411 0, // ssub_9 16412 0, // ssub_10 16413 0, // ssub_11 16414 0, // ssub_12 16415 0, // ssub_13 16416 0, // ssub_14 16417 0, // ssub_15 16418 123, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16419 123, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16420 123, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16421 123, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16422 123, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16423 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 16424 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16425 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 16426 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 16427 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16428 0, // ssub_4_ssub_5_ssub_8_ssub_9 16429 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16430 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16431 0, // ssub_6_ssub_7_dsub_5 16432 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 16433 0, // ssub_6_ssub_7_dsub_5_dsub_7 16434 0, // ssub_6_ssub_7_ssub_8_ssub_9 16435 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16436 0, // ssub_8_ssub_9_ssub_12_ssub_13 16437 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16438 0, // dsub_5_dsub_7 16439 0, // dsub_5_ssub_12_ssub_13_dsub_7 16440 0, // dsub_5_ssub_12_ssub_13 16441 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 16442 }, 16443 { // DQuad_with_qsub_0_in_QPR_8 16444 124, // dsub_0 -> DQuad_with_qsub_0_in_QPR_8 16445 124, // dsub_1 -> DQuad_with_qsub_0_in_QPR_8 16446 124, // dsub_2 -> DQuad_with_qsub_0_in_QPR_8 16447 124, // dsub_3 -> DQuad_with_qsub_0_in_QPR_8 16448 0, // dsub_4 16449 0, // dsub_5 16450 0, // dsub_6 16451 0, // dsub_7 16452 0, // gsub_0 16453 0, // gsub_1 16454 0, // qqsub_0 16455 0, // qqsub_1 16456 124, // qsub_0 -> DQuad_with_qsub_0_in_QPR_8 16457 124, // qsub_1 -> DQuad_with_qsub_0_in_QPR_8 16458 0, // qsub_2 16459 0, // qsub_3 16460 124, // ssub_0 -> DQuad_with_qsub_0_in_QPR_8 16461 124, // ssub_1 -> DQuad_with_qsub_0_in_QPR_8 16462 124, // ssub_2 -> DQuad_with_qsub_0_in_QPR_8 16463 124, // ssub_3 -> DQuad_with_qsub_0_in_QPR_8 16464 124, // ssub_4 -> DQuad_with_qsub_0_in_QPR_8 16465 124, // ssub_5 -> DQuad_with_qsub_0_in_QPR_8 16466 124, // ssub_6 -> DQuad_with_qsub_0_in_QPR_8 16467 124, // ssub_7 -> DQuad_with_qsub_0_in_QPR_8 16468 0, // ssub_8 16469 0, // ssub_9 16470 0, // ssub_10 16471 0, // ssub_11 16472 0, // ssub_12 16473 0, // ssub_13 16474 0, // ssub_14 16475 0, // ssub_15 16476 124, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_qsub_0_in_QPR_8 16477 124, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_qsub_0_in_QPR_8 16478 124, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_qsub_0_in_QPR_8 16479 124, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_qsub_0_in_QPR_8 16480 124, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_qsub_0_in_QPR_8 16481 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 16482 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16483 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 16484 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 16485 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16486 0, // ssub_4_ssub_5_ssub_8_ssub_9 16487 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16488 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16489 0, // ssub_6_ssub_7_dsub_5 16490 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 16491 0, // ssub_6_ssub_7_dsub_5_dsub_7 16492 0, // ssub_6_ssub_7_ssub_8_ssub_9 16493 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16494 0, // ssub_8_ssub_9_ssub_12_ssub_13 16495 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16496 0, // dsub_5_dsub_7 16497 0, // dsub_5_ssub_12_ssub_13_dsub_7 16498 0, // dsub_5_ssub_12_ssub_13 16499 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 16500 }, 16501 { // DQuad_with_qsub_1_in_QPR_8 16502 125, // dsub_0 -> DQuad_with_qsub_1_in_QPR_8 16503 125, // dsub_1 -> DQuad_with_qsub_1_in_QPR_8 16504 125, // dsub_2 -> DQuad_with_qsub_1_in_QPR_8 16505 125, // dsub_3 -> DQuad_with_qsub_1_in_QPR_8 16506 0, // dsub_4 16507 0, // dsub_5 16508 0, // dsub_6 16509 0, // dsub_7 16510 0, // gsub_0 16511 0, // gsub_1 16512 0, // qqsub_0 16513 0, // qqsub_1 16514 125, // qsub_0 -> DQuad_with_qsub_1_in_QPR_8 16515 125, // qsub_1 -> DQuad_with_qsub_1_in_QPR_8 16516 0, // qsub_2 16517 0, // qsub_3 16518 125, // ssub_0 -> DQuad_with_qsub_1_in_QPR_8 16519 125, // ssub_1 -> DQuad_with_qsub_1_in_QPR_8 16520 125, // ssub_2 -> DQuad_with_qsub_1_in_QPR_8 16521 125, // ssub_3 -> DQuad_with_qsub_1_in_QPR_8 16522 125, // ssub_4 -> DQuad_with_qsub_1_in_QPR_8 16523 125, // ssub_5 -> DQuad_with_qsub_1_in_QPR_8 16524 125, // ssub_6 -> DQuad_with_qsub_1_in_QPR_8 16525 125, // ssub_7 -> DQuad_with_qsub_1_in_QPR_8 16526 0, // ssub_8 16527 0, // ssub_9 16528 0, // ssub_10 16529 0, // ssub_11 16530 0, // ssub_12 16531 0, // ssub_13 16532 0, // ssub_14 16533 0, // ssub_15 16534 125, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_qsub_1_in_QPR_8 16535 125, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_qsub_1_in_QPR_8 16536 125, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_qsub_1_in_QPR_8 16537 125, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_qsub_1_in_QPR_8 16538 125, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_qsub_1_in_QPR_8 16539 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 16540 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16541 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 16542 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 16543 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16544 0, // ssub_4_ssub_5_ssub_8_ssub_9 16545 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16546 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16547 0, // ssub_6_ssub_7_dsub_5 16548 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 16549 0, // ssub_6_ssub_7_dsub_5_dsub_7 16550 0, // ssub_6_ssub_7_ssub_8_ssub_9 16551 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16552 0, // ssub_8_ssub_9_ssub_12_ssub_13 16553 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16554 0, // dsub_5_dsub_7 16555 0, // dsub_5_ssub_12_ssub_13_dsub_7 16556 0, // dsub_5_ssub_12_ssub_13 16557 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 16558 }, 16559 { // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16560 126, // dsub_0 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16561 126, // dsub_1 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16562 126, // dsub_2 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16563 126, // dsub_3 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16564 0, // dsub_4 16565 0, // dsub_5 16566 0, // dsub_6 16567 0, // dsub_7 16568 0, // gsub_0 16569 0, // gsub_1 16570 0, // qqsub_0 16571 0, // qqsub_1 16572 126, // qsub_0 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16573 126, // qsub_1 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16574 0, // qsub_2 16575 0, // qsub_3 16576 126, // ssub_0 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16577 126, // ssub_1 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16578 126, // ssub_2 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16579 126, // ssub_3 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16580 126, // ssub_4 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16581 126, // ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16582 126, // ssub_6 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16583 126, // ssub_7 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16584 0, // ssub_8 16585 0, // ssub_9 16586 0, // ssub_10 16587 0, // ssub_11 16588 0, // ssub_12 16589 0, // ssub_13 16590 0, // ssub_14 16591 0, // ssub_15 16592 126, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16593 126, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16594 126, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16595 126, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16596 126, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 16597 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 16598 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16599 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 16600 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 16601 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16602 0, // ssub_4_ssub_5_ssub_8_ssub_9 16603 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16604 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16605 0, // ssub_6_ssub_7_dsub_5 16606 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 16607 0, // ssub_6_ssub_7_dsub_5_dsub_7 16608 0, // ssub_6_ssub_7_ssub_8_ssub_9 16609 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16610 0, // ssub_8_ssub_9_ssub_12_ssub_13 16611 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16612 0, // dsub_5_dsub_7 16613 0, // dsub_5_ssub_12_ssub_13_dsub_7 16614 0, // dsub_5_ssub_12_ssub_13 16615 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 16616 }, 16617 { // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16618 127, // dsub_0 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16619 127, // dsub_1 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16620 127, // dsub_2 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16621 127, // dsub_3 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16622 0, // dsub_4 16623 0, // dsub_5 16624 0, // dsub_6 16625 0, // dsub_7 16626 0, // gsub_0 16627 0, // gsub_1 16628 0, // qqsub_0 16629 0, // qqsub_1 16630 127, // qsub_0 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16631 127, // qsub_1 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16632 0, // qsub_2 16633 0, // qsub_3 16634 127, // ssub_0 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16635 127, // ssub_1 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16636 127, // ssub_2 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16637 127, // ssub_3 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16638 127, // ssub_4 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16639 127, // ssub_5 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16640 127, // ssub_6 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16641 127, // ssub_7 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16642 0, // ssub_8 16643 0, // ssub_9 16644 0, // ssub_10 16645 0, // ssub_11 16646 0, // ssub_12 16647 0, // ssub_13 16648 0, // ssub_14 16649 0, // ssub_15 16650 127, // ssub_0_ssub_1_ssub_4_ssub_5 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16651 127, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16652 127, // ssub_2_ssub_3_ssub_6_ssub_7 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16653 127, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16654 127, // ssub_2_ssub_3_ssub_4_ssub_5 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 16655 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 16656 0, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16657 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 16658 0, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 16659 0, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16660 0, // ssub_4_ssub_5_ssub_8_ssub_9 16661 0, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 16662 0, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 16663 0, // ssub_6_ssub_7_dsub_5 16664 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 16665 0, // ssub_6_ssub_7_dsub_5_dsub_7 16666 0, // ssub_6_ssub_7_ssub_8_ssub_9 16667 0, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16668 0, // ssub_8_ssub_9_ssub_12_ssub_13 16669 0, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 16670 0, // dsub_5_dsub_7 16671 0, // dsub_5_ssub_12_ssub_13_dsub_7 16672 0, // dsub_5_ssub_12_ssub_13 16673 0, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 16674 }, 16675 { // QQQQPR 16676 128, // dsub_0 -> QQQQPR 16677 128, // dsub_1 -> QQQQPR 16678 128, // dsub_2 -> QQQQPR 16679 128, // dsub_3 -> QQQQPR 16680 128, // dsub_4 -> QQQQPR 16681 128, // dsub_5 -> QQQQPR 16682 128, // dsub_6 -> QQQQPR 16683 128, // dsub_7 -> QQQQPR 16684 0, // gsub_0 16685 0, // gsub_1 16686 128, // qqsub_0 -> QQQQPR 16687 128, // qqsub_1 -> QQQQPR 16688 128, // qsub_0 -> QQQQPR 16689 128, // qsub_1 -> QQQQPR 16690 128, // qsub_2 -> QQQQPR 16691 128, // qsub_3 -> QQQQPR 16692 129, // ssub_0 -> QQQQPR_with_ssub_0 16693 129, // ssub_1 -> QQQQPR_with_ssub_0 16694 129, // ssub_2 -> QQQQPR_with_ssub_0 16695 129, // ssub_3 -> QQQQPR_with_ssub_0 16696 130, // ssub_4 -> QQQQPR_with_ssub_4 16697 130, // ssub_5 -> QQQQPR_with_ssub_4 16698 130, // ssub_6 -> QQQQPR_with_ssub_4 16699 130, // ssub_7 -> QQQQPR_with_ssub_4 16700 131, // ssub_8 -> QQQQPR_with_ssub_8 16701 131, // ssub_9 -> QQQQPR_with_ssub_8 16702 131, // ssub_10 -> QQQQPR_with_ssub_8 16703 131, // ssub_11 -> QQQQPR_with_ssub_8 16704 132, // ssub_12 -> MQQQQPR 16705 132, // ssub_13 -> MQQQQPR 16706 132, // ssub_14 -> MQQQQPR 16707 132, // ssub_15 -> MQQQQPR 16708 128, // ssub_0_ssub_1_ssub_4_ssub_5 -> QQQQPR 16709 128, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> QQQQPR 16710 128, // ssub_2_ssub_3_ssub_6_ssub_7 -> QQQQPR 16711 128, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> QQQQPR 16712 128, // ssub_2_ssub_3_ssub_4_ssub_5 -> QQQQPR 16713 128, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> QQQQPR 16714 128, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> QQQQPR 16715 128, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> QQQQPR 16716 128, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 -> QQQQPR 16717 128, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> QQQQPR 16718 128, // ssub_4_ssub_5_ssub_8_ssub_9 -> QQQQPR 16719 128, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> QQQQPR 16720 128, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> QQQQPR 16721 128, // ssub_6_ssub_7_dsub_5 -> QQQQPR 16722 128, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> QQQQPR 16723 128, // ssub_6_ssub_7_dsub_5_dsub_7 -> QQQQPR 16724 128, // ssub_6_ssub_7_ssub_8_ssub_9 -> QQQQPR 16725 128, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> QQQQPR 16726 128, // ssub_8_ssub_9_ssub_12_ssub_13 -> QQQQPR 16727 128, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> QQQQPR 16728 128, // dsub_5_dsub_7 -> QQQQPR 16729 128, // dsub_5_ssub_12_ssub_13_dsub_7 -> QQQQPR 16730 128, // dsub_5_ssub_12_ssub_13 -> QQQQPR 16731 128, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> QQQQPR 16732 }, 16733 { // QQQQPR_with_ssub_0 16734 129, // dsub_0 -> QQQQPR_with_ssub_0 16735 129, // dsub_1 -> QQQQPR_with_ssub_0 16736 129, // dsub_2 -> QQQQPR_with_ssub_0 16737 129, // dsub_3 -> QQQQPR_with_ssub_0 16738 129, // dsub_4 -> QQQQPR_with_ssub_0 16739 129, // dsub_5 -> QQQQPR_with_ssub_0 16740 129, // dsub_6 -> QQQQPR_with_ssub_0 16741 129, // dsub_7 -> QQQQPR_with_ssub_0 16742 0, // gsub_0 16743 0, // gsub_1 16744 129, // qqsub_0 -> QQQQPR_with_ssub_0 16745 129, // qqsub_1 -> QQQQPR_with_ssub_0 16746 129, // qsub_0 -> QQQQPR_with_ssub_0 16747 129, // qsub_1 -> QQQQPR_with_ssub_0 16748 129, // qsub_2 -> QQQQPR_with_ssub_0 16749 129, // qsub_3 -> QQQQPR_with_ssub_0 16750 129, // ssub_0 -> QQQQPR_with_ssub_0 16751 129, // ssub_1 -> QQQQPR_with_ssub_0 16752 129, // ssub_2 -> QQQQPR_with_ssub_0 16753 129, // ssub_3 -> QQQQPR_with_ssub_0 16754 130, // ssub_4 -> QQQQPR_with_ssub_4 16755 130, // ssub_5 -> QQQQPR_with_ssub_4 16756 130, // ssub_6 -> QQQQPR_with_ssub_4 16757 130, // ssub_7 -> QQQQPR_with_ssub_4 16758 131, // ssub_8 -> QQQQPR_with_ssub_8 16759 131, // ssub_9 -> QQQQPR_with_ssub_8 16760 131, // ssub_10 -> QQQQPR_with_ssub_8 16761 131, // ssub_11 -> QQQQPR_with_ssub_8 16762 132, // ssub_12 -> MQQQQPR 16763 132, // ssub_13 -> MQQQQPR 16764 132, // ssub_14 -> MQQQQPR 16765 132, // ssub_15 -> MQQQQPR 16766 129, // ssub_0_ssub_1_ssub_4_ssub_5 -> QQQQPR_with_ssub_0 16767 129, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> QQQQPR_with_ssub_0 16768 129, // ssub_2_ssub_3_ssub_6_ssub_7 -> QQQQPR_with_ssub_0 16769 129, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> QQQQPR_with_ssub_0 16770 129, // ssub_2_ssub_3_ssub_4_ssub_5 -> QQQQPR_with_ssub_0 16771 129, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> QQQQPR_with_ssub_0 16772 129, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> QQQQPR_with_ssub_0 16773 129, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> QQQQPR_with_ssub_0 16774 129, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 -> QQQQPR_with_ssub_0 16775 129, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> QQQQPR_with_ssub_0 16776 129, // ssub_4_ssub_5_ssub_8_ssub_9 -> QQQQPR_with_ssub_0 16777 129, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> QQQQPR_with_ssub_0 16778 129, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> QQQQPR_with_ssub_0 16779 129, // ssub_6_ssub_7_dsub_5 -> QQQQPR_with_ssub_0 16780 129, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> QQQQPR_with_ssub_0 16781 129, // ssub_6_ssub_7_dsub_5_dsub_7 -> QQQQPR_with_ssub_0 16782 129, // ssub_6_ssub_7_ssub_8_ssub_9 -> QQQQPR_with_ssub_0 16783 129, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> QQQQPR_with_ssub_0 16784 129, // ssub_8_ssub_9_ssub_12_ssub_13 -> QQQQPR_with_ssub_0 16785 129, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> QQQQPR_with_ssub_0 16786 129, // dsub_5_dsub_7 -> QQQQPR_with_ssub_0 16787 129, // dsub_5_ssub_12_ssub_13_dsub_7 -> QQQQPR_with_ssub_0 16788 129, // dsub_5_ssub_12_ssub_13 -> QQQQPR_with_ssub_0 16789 129, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> QQQQPR_with_ssub_0 16790 }, 16791 { // QQQQPR_with_ssub_4 16792 130, // dsub_0 -> QQQQPR_with_ssub_4 16793 130, // dsub_1 -> QQQQPR_with_ssub_4 16794 130, // dsub_2 -> QQQQPR_with_ssub_4 16795 130, // dsub_3 -> QQQQPR_with_ssub_4 16796 130, // dsub_4 -> QQQQPR_with_ssub_4 16797 130, // dsub_5 -> QQQQPR_with_ssub_4 16798 130, // dsub_6 -> QQQQPR_with_ssub_4 16799 130, // dsub_7 -> QQQQPR_with_ssub_4 16800 0, // gsub_0 16801 0, // gsub_1 16802 130, // qqsub_0 -> QQQQPR_with_ssub_4 16803 130, // qqsub_1 -> QQQQPR_with_ssub_4 16804 130, // qsub_0 -> QQQQPR_with_ssub_4 16805 130, // qsub_1 -> QQQQPR_with_ssub_4 16806 130, // qsub_2 -> QQQQPR_with_ssub_4 16807 130, // qsub_3 -> QQQQPR_with_ssub_4 16808 130, // ssub_0 -> QQQQPR_with_ssub_4 16809 130, // ssub_1 -> QQQQPR_with_ssub_4 16810 130, // ssub_2 -> QQQQPR_with_ssub_4 16811 130, // ssub_3 -> QQQQPR_with_ssub_4 16812 130, // ssub_4 -> QQQQPR_with_ssub_4 16813 130, // ssub_5 -> QQQQPR_with_ssub_4 16814 130, // ssub_6 -> QQQQPR_with_ssub_4 16815 130, // ssub_7 -> QQQQPR_with_ssub_4 16816 131, // ssub_8 -> QQQQPR_with_ssub_8 16817 131, // ssub_9 -> QQQQPR_with_ssub_8 16818 131, // ssub_10 -> QQQQPR_with_ssub_8 16819 131, // ssub_11 -> QQQQPR_with_ssub_8 16820 132, // ssub_12 -> MQQQQPR 16821 132, // ssub_13 -> MQQQQPR 16822 132, // ssub_14 -> MQQQQPR 16823 132, // ssub_15 -> MQQQQPR 16824 130, // ssub_0_ssub_1_ssub_4_ssub_5 -> QQQQPR_with_ssub_4 16825 130, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> QQQQPR_with_ssub_4 16826 130, // ssub_2_ssub_3_ssub_6_ssub_7 -> QQQQPR_with_ssub_4 16827 130, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> QQQQPR_with_ssub_4 16828 130, // ssub_2_ssub_3_ssub_4_ssub_5 -> QQQQPR_with_ssub_4 16829 130, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> QQQQPR_with_ssub_4 16830 130, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> QQQQPR_with_ssub_4 16831 130, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> QQQQPR_with_ssub_4 16832 130, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 -> QQQQPR_with_ssub_4 16833 130, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> QQQQPR_with_ssub_4 16834 130, // ssub_4_ssub_5_ssub_8_ssub_9 -> QQQQPR_with_ssub_4 16835 130, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> QQQQPR_with_ssub_4 16836 130, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> QQQQPR_with_ssub_4 16837 130, // ssub_6_ssub_7_dsub_5 -> QQQQPR_with_ssub_4 16838 130, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> QQQQPR_with_ssub_4 16839 130, // ssub_6_ssub_7_dsub_5_dsub_7 -> QQQQPR_with_ssub_4 16840 130, // ssub_6_ssub_7_ssub_8_ssub_9 -> QQQQPR_with_ssub_4 16841 130, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> QQQQPR_with_ssub_4 16842 130, // ssub_8_ssub_9_ssub_12_ssub_13 -> QQQQPR_with_ssub_4 16843 130, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> QQQQPR_with_ssub_4 16844 130, // dsub_5_dsub_7 -> QQQQPR_with_ssub_4 16845 130, // dsub_5_ssub_12_ssub_13_dsub_7 -> QQQQPR_with_ssub_4 16846 130, // dsub_5_ssub_12_ssub_13 -> QQQQPR_with_ssub_4 16847 130, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> QQQQPR_with_ssub_4 16848 }, 16849 { // QQQQPR_with_ssub_8 16850 131, // dsub_0 -> QQQQPR_with_ssub_8 16851 131, // dsub_1 -> QQQQPR_with_ssub_8 16852 131, // dsub_2 -> QQQQPR_with_ssub_8 16853 131, // dsub_3 -> QQQQPR_with_ssub_8 16854 131, // dsub_4 -> QQQQPR_with_ssub_8 16855 131, // dsub_5 -> QQQQPR_with_ssub_8 16856 131, // dsub_6 -> QQQQPR_with_ssub_8 16857 131, // dsub_7 -> QQQQPR_with_ssub_8 16858 0, // gsub_0 16859 0, // gsub_1 16860 131, // qqsub_0 -> QQQQPR_with_ssub_8 16861 131, // qqsub_1 -> QQQQPR_with_ssub_8 16862 131, // qsub_0 -> QQQQPR_with_ssub_8 16863 131, // qsub_1 -> QQQQPR_with_ssub_8 16864 131, // qsub_2 -> QQQQPR_with_ssub_8 16865 131, // qsub_3 -> QQQQPR_with_ssub_8 16866 131, // ssub_0 -> QQQQPR_with_ssub_8 16867 131, // ssub_1 -> QQQQPR_with_ssub_8 16868 131, // ssub_2 -> QQQQPR_with_ssub_8 16869 131, // ssub_3 -> QQQQPR_with_ssub_8 16870 131, // ssub_4 -> QQQQPR_with_ssub_8 16871 131, // ssub_5 -> QQQQPR_with_ssub_8 16872 131, // ssub_6 -> QQQQPR_with_ssub_8 16873 131, // ssub_7 -> QQQQPR_with_ssub_8 16874 131, // ssub_8 -> QQQQPR_with_ssub_8 16875 131, // ssub_9 -> QQQQPR_with_ssub_8 16876 131, // ssub_10 -> QQQQPR_with_ssub_8 16877 131, // ssub_11 -> QQQQPR_with_ssub_8 16878 132, // ssub_12 -> MQQQQPR 16879 132, // ssub_13 -> MQQQQPR 16880 132, // ssub_14 -> MQQQQPR 16881 132, // ssub_15 -> MQQQQPR 16882 131, // ssub_0_ssub_1_ssub_4_ssub_5 -> QQQQPR_with_ssub_8 16883 131, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> QQQQPR_with_ssub_8 16884 131, // ssub_2_ssub_3_ssub_6_ssub_7 -> QQQQPR_with_ssub_8 16885 131, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> QQQQPR_with_ssub_8 16886 131, // ssub_2_ssub_3_ssub_4_ssub_5 -> QQQQPR_with_ssub_8 16887 131, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> QQQQPR_with_ssub_8 16888 131, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> QQQQPR_with_ssub_8 16889 131, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> QQQQPR_with_ssub_8 16890 131, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 -> QQQQPR_with_ssub_8 16891 131, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> QQQQPR_with_ssub_8 16892 131, // ssub_4_ssub_5_ssub_8_ssub_9 -> QQQQPR_with_ssub_8 16893 131, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> QQQQPR_with_ssub_8 16894 131, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> QQQQPR_with_ssub_8 16895 131, // ssub_6_ssub_7_dsub_5 -> QQQQPR_with_ssub_8 16896 131, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> QQQQPR_with_ssub_8 16897 131, // ssub_6_ssub_7_dsub_5_dsub_7 -> QQQQPR_with_ssub_8 16898 131, // ssub_6_ssub_7_ssub_8_ssub_9 -> QQQQPR_with_ssub_8 16899 131, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> QQQQPR_with_ssub_8 16900 131, // ssub_8_ssub_9_ssub_12_ssub_13 -> QQQQPR_with_ssub_8 16901 131, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> QQQQPR_with_ssub_8 16902 131, // dsub_5_dsub_7 -> QQQQPR_with_ssub_8 16903 131, // dsub_5_ssub_12_ssub_13_dsub_7 -> QQQQPR_with_ssub_8 16904 131, // dsub_5_ssub_12_ssub_13 -> QQQQPR_with_ssub_8 16905 131, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> QQQQPR_with_ssub_8 16906 }, 16907 { // MQQQQPR 16908 132, // dsub_0 -> MQQQQPR 16909 132, // dsub_1 -> MQQQQPR 16910 132, // dsub_2 -> MQQQQPR 16911 132, // dsub_3 -> MQQQQPR 16912 132, // dsub_4 -> MQQQQPR 16913 132, // dsub_5 -> MQQQQPR 16914 132, // dsub_6 -> MQQQQPR 16915 132, // dsub_7 -> MQQQQPR 16916 0, // gsub_0 16917 0, // gsub_1 16918 132, // qqsub_0 -> MQQQQPR 16919 132, // qqsub_1 -> MQQQQPR 16920 132, // qsub_0 -> MQQQQPR 16921 132, // qsub_1 -> MQQQQPR 16922 132, // qsub_2 -> MQQQQPR 16923 132, // qsub_3 -> MQQQQPR 16924 132, // ssub_0 -> MQQQQPR 16925 132, // ssub_1 -> MQQQQPR 16926 132, // ssub_2 -> MQQQQPR 16927 132, // ssub_3 -> MQQQQPR 16928 132, // ssub_4 -> MQQQQPR 16929 132, // ssub_5 -> MQQQQPR 16930 132, // ssub_6 -> MQQQQPR 16931 132, // ssub_7 -> MQQQQPR 16932 132, // ssub_8 -> MQQQQPR 16933 132, // ssub_9 -> MQQQQPR 16934 132, // ssub_10 -> MQQQQPR 16935 132, // ssub_11 -> MQQQQPR 16936 132, // ssub_12 -> MQQQQPR 16937 132, // ssub_13 -> MQQQQPR 16938 132, // ssub_14 -> MQQQQPR 16939 132, // ssub_15 -> MQQQQPR 16940 132, // ssub_0_ssub_1_ssub_4_ssub_5 -> MQQQQPR 16941 132, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> MQQQQPR 16942 132, // ssub_2_ssub_3_ssub_6_ssub_7 -> MQQQQPR 16943 132, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> MQQQQPR 16944 132, // ssub_2_ssub_3_ssub_4_ssub_5 -> MQQQQPR 16945 132, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> MQQQQPR 16946 132, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR 16947 132, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> MQQQQPR 16948 132, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 -> MQQQQPR 16949 132, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR 16950 132, // ssub_4_ssub_5_ssub_8_ssub_9 -> MQQQQPR 16951 132, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR 16952 132, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR 16953 132, // ssub_6_ssub_7_dsub_5 -> MQQQQPR 16954 132, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> MQQQQPR 16955 132, // ssub_6_ssub_7_dsub_5_dsub_7 -> MQQQQPR 16956 132, // ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR 16957 132, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> MQQQQPR 16958 132, // ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR 16959 132, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> MQQQQPR 16960 132, // dsub_5_dsub_7 -> MQQQQPR 16961 132, // dsub_5_ssub_12_ssub_13_dsub_7 -> MQQQQPR 16962 132, // dsub_5_ssub_12_ssub_13 -> MQQQQPR 16963 132, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> MQQQQPR 16964 }, 16965 { // MQQQQPR_with_dsub_0_in_DPR_8 16966 133, // dsub_0 -> MQQQQPR_with_dsub_0_in_DPR_8 16967 133, // dsub_1 -> MQQQQPR_with_dsub_0_in_DPR_8 16968 133, // dsub_2 -> MQQQQPR_with_dsub_0_in_DPR_8 16969 133, // dsub_3 -> MQQQQPR_with_dsub_0_in_DPR_8 16970 133, // dsub_4 -> MQQQQPR_with_dsub_0_in_DPR_8 16971 133, // dsub_5 -> MQQQQPR_with_dsub_0_in_DPR_8 16972 133, // dsub_6 -> MQQQQPR_with_dsub_0_in_DPR_8 16973 133, // dsub_7 -> MQQQQPR_with_dsub_0_in_DPR_8 16974 0, // gsub_0 16975 0, // gsub_1 16976 133, // qqsub_0 -> MQQQQPR_with_dsub_0_in_DPR_8 16977 133, // qqsub_1 -> MQQQQPR_with_dsub_0_in_DPR_8 16978 133, // qsub_0 -> MQQQQPR_with_dsub_0_in_DPR_8 16979 133, // qsub_1 -> MQQQQPR_with_dsub_0_in_DPR_8 16980 133, // qsub_2 -> MQQQQPR_with_dsub_0_in_DPR_8 16981 133, // qsub_3 -> MQQQQPR_with_dsub_0_in_DPR_8 16982 133, // ssub_0 -> MQQQQPR_with_dsub_0_in_DPR_8 16983 133, // ssub_1 -> MQQQQPR_with_dsub_0_in_DPR_8 16984 133, // ssub_2 -> MQQQQPR_with_dsub_0_in_DPR_8 16985 133, // ssub_3 -> MQQQQPR_with_dsub_0_in_DPR_8 16986 133, // ssub_4 -> MQQQQPR_with_dsub_0_in_DPR_8 16987 133, // ssub_5 -> MQQQQPR_with_dsub_0_in_DPR_8 16988 133, // ssub_6 -> MQQQQPR_with_dsub_0_in_DPR_8 16989 133, // ssub_7 -> MQQQQPR_with_dsub_0_in_DPR_8 16990 133, // ssub_8 -> MQQQQPR_with_dsub_0_in_DPR_8 16991 133, // ssub_9 -> MQQQQPR_with_dsub_0_in_DPR_8 16992 133, // ssub_10 -> MQQQQPR_with_dsub_0_in_DPR_8 16993 133, // ssub_11 -> MQQQQPR_with_dsub_0_in_DPR_8 16994 133, // ssub_12 -> MQQQQPR_with_dsub_0_in_DPR_8 16995 133, // ssub_13 -> MQQQQPR_with_dsub_0_in_DPR_8 16996 133, // ssub_14 -> MQQQQPR_with_dsub_0_in_DPR_8 16997 133, // ssub_15 -> MQQQQPR_with_dsub_0_in_DPR_8 16998 133, // ssub_0_ssub_1_ssub_4_ssub_5 -> MQQQQPR_with_dsub_0_in_DPR_8 16999 133, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> MQQQQPR_with_dsub_0_in_DPR_8 17000 133, // ssub_2_ssub_3_ssub_6_ssub_7 -> MQQQQPR_with_dsub_0_in_DPR_8 17001 133, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> MQQQQPR_with_dsub_0_in_DPR_8 17002 133, // ssub_2_ssub_3_ssub_4_ssub_5 -> MQQQQPR_with_dsub_0_in_DPR_8 17003 133, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> MQQQQPR_with_dsub_0_in_DPR_8 17004 133, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR_with_dsub_0_in_DPR_8 17005 133, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> MQQQQPR_with_dsub_0_in_DPR_8 17006 133, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 -> MQQQQPR_with_dsub_0_in_DPR_8 17007 133, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR_with_dsub_0_in_DPR_8 17008 133, // ssub_4_ssub_5_ssub_8_ssub_9 -> MQQQQPR_with_dsub_0_in_DPR_8 17009 133, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR_with_dsub_0_in_DPR_8 17010 133, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR_with_dsub_0_in_DPR_8 17011 133, // ssub_6_ssub_7_dsub_5 -> MQQQQPR_with_dsub_0_in_DPR_8 17012 133, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> MQQQQPR_with_dsub_0_in_DPR_8 17013 133, // ssub_6_ssub_7_dsub_5_dsub_7 -> MQQQQPR_with_dsub_0_in_DPR_8 17014 133, // ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR_with_dsub_0_in_DPR_8 17015 133, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> MQQQQPR_with_dsub_0_in_DPR_8 17016 133, // ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR_with_dsub_0_in_DPR_8 17017 133, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> MQQQQPR_with_dsub_0_in_DPR_8 17018 133, // dsub_5_dsub_7 -> MQQQQPR_with_dsub_0_in_DPR_8 17019 133, // dsub_5_ssub_12_ssub_13_dsub_7 -> MQQQQPR_with_dsub_0_in_DPR_8 17020 133, // dsub_5_ssub_12_ssub_13 -> MQQQQPR_with_dsub_0_in_DPR_8 17021 133, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> MQQQQPR_with_dsub_0_in_DPR_8 17022 }, 17023 { // MQQQQPR_with_dsub_2_in_DPR_8 17024 134, // dsub_0 -> MQQQQPR_with_dsub_2_in_DPR_8 17025 134, // dsub_1 -> MQQQQPR_with_dsub_2_in_DPR_8 17026 134, // dsub_2 -> MQQQQPR_with_dsub_2_in_DPR_8 17027 134, // dsub_3 -> MQQQQPR_with_dsub_2_in_DPR_8 17028 134, // dsub_4 -> MQQQQPR_with_dsub_2_in_DPR_8 17029 134, // dsub_5 -> MQQQQPR_with_dsub_2_in_DPR_8 17030 134, // dsub_6 -> MQQQQPR_with_dsub_2_in_DPR_8 17031 134, // dsub_7 -> MQQQQPR_with_dsub_2_in_DPR_8 17032 0, // gsub_0 17033 0, // gsub_1 17034 134, // qqsub_0 -> MQQQQPR_with_dsub_2_in_DPR_8 17035 134, // qqsub_1 -> MQQQQPR_with_dsub_2_in_DPR_8 17036 134, // qsub_0 -> MQQQQPR_with_dsub_2_in_DPR_8 17037 134, // qsub_1 -> MQQQQPR_with_dsub_2_in_DPR_8 17038 134, // qsub_2 -> MQQQQPR_with_dsub_2_in_DPR_8 17039 134, // qsub_3 -> MQQQQPR_with_dsub_2_in_DPR_8 17040 134, // ssub_0 -> MQQQQPR_with_dsub_2_in_DPR_8 17041 134, // ssub_1 -> MQQQQPR_with_dsub_2_in_DPR_8 17042 134, // ssub_2 -> MQQQQPR_with_dsub_2_in_DPR_8 17043 134, // ssub_3 -> MQQQQPR_with_dsub_2_in_DPR_8 17044 134, // ssub_4 -> MQQQQPR_with_dsub_2_in_DPR_8 17045 134, // ssub_5 -> MQQQQPR_with_dsub_2_in_DPR_8 17046 134, // ssub_6 -> MQQQQPR_with_dsub_2_in_DPR_8 17047 134, // ssub_7 -> MQQQQPR_with_dsub_2_in_DPR_8 17048 134, // ssub_8 -> MQQQQPR_with_dsub_2_in_DPR_8 17049 134, // ssub_9 -> MQQQQPR_with_dsub_2_in_DPR_8 17050 134, // ssub_10 -> MQQQQPR_with_dsub_2_in_DPR_8 17051 134, // ssub_11 -> MQQQQPR_with_dsub_2_in_DPR_8 17052 134, // ssub_12 -> MQQQQPR_with_dsub_2_in_DPR_8 17053 134, // ssub_13 -> MQQQQPR_with_dsub_2_in_DPR_8 17054 134, // ssub_14 -> MQQQQPR_with_dsub_2_in_DPR_8 17055 134, // ssub_15 -> MQQQQPR_with_dsub_2_in_DPR_8 17056 134, // ssub_0_ssub_1_ssub_4_ssub_5 -> MQQQQPR_with_dsub_2_in_DPR_8 17057 134, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> MQQQQPR_with_dsub_2_in_DPR_8 17058 134, // ssub_2_ssub_3_ssub_6_ssub_7 -> MQQQQPR_with_dsub_2_in_DPR_8 17059 134, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> MQQQQPR_with_dsub_2_in_DPR_8 17060 134, // ssub_2_ssub_3_ssub_4_ssub_5 -> MQQQQPR_with_dsub_2_in_DPR_8 17061 134, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> MQQQQPR_with_dsub_2_in_DPR_8 17062 134, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR_with_dsub_2_in_DPR_8 17063 134, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> MQQQQPR_with_dsub_2_in_DPR_8 17064 134, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 -> MQQQQPR_with_dsub_2_in_DPR_8 17065 134, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR_with_dsub_2_in_DPR_8 17066 134, // ssub_4_ssub_5_ssub_8_ssub_9 -> MQQQQPR_with_dsub_2_in_DPR_8 17067 134, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR_with_dsub_2_in_DPR_8 17068 134, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR_with_dsub_2_in_DPR_8 17069 134, // ssub_6_ssub_7_dsub_5 -> MQQQQPR_with_dsub_2_in_DPR_8 17070 134, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> MQQQQPR_with_dsub_2_in_DPR_8 17071 134, // ssub_6_ssub_7_dsub_5_dsub_7 -> MQQQQPR_with_dsub_2_in_DPR_8 17072 134, // ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR_with_dsub_2_in_DPR_8 17073 134, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> MQQQQPR_with_dsub_2_in_DPR_8 17074 134, // ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR_with_dsub_2_in_DPR_8 17075 134, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> MQQQQPR_with_dsub_2_in_DPR_8 17076 134, // dsub_5_dsub_7 -> MQQQQPR_with_dsub_2_in_DPR_8 17077 134, // dsub_5_ssub_12_ssub_13_dsub_7 -> MQQQQPR_with_dsub_2_in_DPR_8 17078 134, // dsub_5_ssub_12_ssub_13 -> MQQQQPR_with_dsub_2_in_DPR_8 17079 134, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> MQQQQPR_with_dsub_2_in_DPR_8 17080 }, 17081 { // MQQQQPR_with_dsub_4_in_DPR_8 17082 135, // dsub_0 -> MQQQQPR_with_dsub_4_in_DPR_8 17083 135, // dsub_1 -> MQQQQPR_with_dsub_4_in_DPR_8 17084 135, // dsub_2 -> MQQQQPR_with_dsub_4_in_DPR_8 17085 135, // dsub_3 -> MQQQQPR_with_dsub_4_in_DPR_8 17086 135, // dsub_4 -> MQQQQPR_with_dsub_4_in_DPR_8 17087 135, // dsub_5 -> MQQQQPR_with_dsub_4_in_DPR_8 17088 135, // dsub_6 -> MQQQQPR_with_dsub_4_in_DPR_8 17089 135, // dsub_7 -> MQQQQPR_with_dsub_4_in_DPR_8 17090 0, // gsub_0 17091 0, // gsub_1 17092 135, // qqsub_0 -> MQQQQPR_with_dsub_4_in_DPR_8 17093 135, // qqsub_1 -> MQQQQPR_with_dsub_4_in_DPR_8 17094 135, // qsub_0 -> MQQQQPR_with_dsub_4_in_DPR_8 17095 135, // qsub_1 -> MQQQQPR_with_dsub_4_in_DPR_8 17096 135, // qsub_2 -> MQQQQPR_with_dsub_4_in_DPR_8 17097 135, // qsub_3 -> MQQQQPR_with_dsub_4_in_DPR_8 17098 135, // ssub_0 -> MQQQQPR_with_dsub_4_in_DPR_8 17099 135, // ssub_1 -> MQQQQPR_with_dsub_4_in_DPR_8 17100 135, // ssub_2 -> MQQQQPR_with_dsub_4_in_DPR_8 17101 135, // ssub_3 -> MQQQQPR_with_dsub_4_in_DPR_8 17102 135, // ssub_4 -> MQQQQPR_with_dsub_4_in_DPR_8 17103 135, // ssub_5 -> MQQQQPR_with_dsub_4_in_DPR_8 17104 135, // ssub_6 -> MQQQQPR_with_dsub_4_in_DPR_8 17105 135, // ssub_7 -> MQQQQPR_with_dsub_4_in_DPR_8 17106 135, // ssub_8 -> MQQQQPR_with_dsub_4_in_DPR_8 17107 135, // ssub_9 -> MQQQQPR_with_dsub_4_in_DPR_8 17108 135, // ssub_10 -> MQQQQPR_with_dsub_4_in_DPR_8 17109 135, // ssub_11 -> MQQQQPR_with_dsub_4_in_DPR_8 17110 135, // ssub_12 -> MQQQQPR_with_dsub_4_in_DPR_8 17111 135, // ssub_13 -> MQQQQPR_with_dsub_4_in_DPR_8 17112 135, // ssub_14 -> MQQQQPR_with_dsub_4_in_DPR_8 17113 135, // ssub_15 -> MQQQQPR_with_dsub_4_in_DPR_8 17114 135, // ssub_0_ssub_1_ssub_4_ssub_5 -> MQQQQPR_with_dsub_4_in_DPR_8 17115 135, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> MQQQQPR_with_dsub_4_in_DPR_8 17116 135, // ssub_2_ssub_3_ssub_6_ssub_7 -> MQQQQPR_with_dsub_4_in_DPR_8 17117 135, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> MQQQQPR_with_dsub_4_in_DPR_8 17118 135, // ssub_2_ssub_3_ssub_4_ssub_5 -> MQQQQPR_with_dsub_4_in_DPR_8 17119 135, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> MQQQQPR_with_dsub_4_in_DPR_8 17120 135, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR_with_dsub_4_in_DPR_8 17121 135, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> MQQQQPR_with_dsub_4_in_DPR_8 17122 135, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 -> MQQQQPR_with_dsub_4_in_DPR_8 17123 135, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR_with_dsub_4_in_DPR_8 17124 135, // ssub_4_ssub_5_ssub_8_ssub_9 -> MQQQQPR_with_dsub_4_in_DPR_8 17125 135, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR_with_dsub_4_in_DPR_8 17126 135, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR_with_dsub_4_in_DPR_8 17127 135, // ssub_6_ssub_7_dsub_5 -> MQQQQPR_with_dsub_4_in_DPR_8 17128 135, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> MQQQQPR_with_dsub_4_in_DPR_8 17129 135, // ssub_6_ssub_7_dsub_5_dsub_7 -> MQQQQPR_with_dsub_4_in_DPR_8 17130 135, // ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR_with_dsub_4_in_DPR_8 17131 135, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> MQQQQPR_with_dsub_4_in_DPR_8 17132 135, // ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR_with_dsub_4_in_DPR_8 17133 135, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> MQQQQPR_with_dsub_4_in_DPR_8 17134 135, // dsub_5_dsub_7 -> MQQQQPR_with_dsub_4_in_DPR_8 17135 135, // dsub_5_ssub_12_ssub_13_dsub_7 -> MQQQQPR_with_dsub_4_in_DPR_8 17136 135, // dsub_5_ssub_12_ssub_13 -> MQQQQPR_with_dsub_4_in_DPR_8 17137 135, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> MQQQQPR_with_dsub_4_in_DPR_8 17138 }, 17139 { // MQQQQPR_with_dsub_6_in_DPR_8 17140 136, // dsub_0 -> MQQQQPR_with_dsub_6_in_DPR_8 17141 136, // dsub_1 -> MQQQQPR_with_dsub_6_in_DPR_8 17142 136, // dsub_2 -> MQQQQPR_with_dsub_6_in_DPR_8 17143 136, // dsub_3 -> MQQQQPR_with_dsub_6_in_DPR_8 17144 136, // dsub_4 -> MQQQQPR_with_dsub_6_in_DPR_8 17145 136, // dsub_5 -> MQQQQPR_with_dsub_6_in_DPR_8 17146 136, // dsub_6 -> MQQQQPR_with_dsub_6_in_DPR_8 17147 136, // dsub_7 -> MQQQQPR_with_dsub_6_in_DPR_8 17148 0, // gsub_0 17149 0, // gsub_1 17150 136, // qqsub_0 -> MQQQQPR_with_dsub_6_in_DPR_8 17151 136, // qqsub_1 -> MQQQQPR_with_dsub_6_in_DPR_8 17152 136, // qsub_0 -> MQQQQPR_with_dsub_6_in_DPR_8 17153 136, // qsub_1 -> MQQQQPR_with_dsub_6_in_DPR_8 17154 136, // qsub_2 -> MQQQQPR_with_dsub_6_in_DPR_8 17155 136, // qsub_3 -> MQQQQPR_with_dsub_6_in_DPR_8 17156 136, // ssub_0 -> MQQQQPR_with_dsub_6_in_DPR_8 17157 136, // ssub_1 -> MQQQQPR_with_dsub_6_in_DPR_8 17158 136, // ssub_2 -> MQQQQPR_with_dsub_6_in_DPR_8 17159 136, // ssub_3 -> MQQQQPR_with_dsub_6_in_DPR_8 17160 136, // ssub_4 -> MQQQQPR_with_dsub_6_in_DPR_8 17161 136, // ssub_5 -> MQQQQPR_with_dsub_6_in_DPR_8 17162 136, // ssub_6 -> MQQQQPR_with_dsub_6_in_DPR_8 17163 136, // ssub_7 -> MQQQQPR_with_dsub_6_in_DPR_8 17164 136, // ssub_8 -> MQQQQPR_with_dsub_6_in_DPR_8 17165 136, // ssub_9 -> MQQQQPR_with_dsub_6_in_DPR_8 17166 136, // ssub_10 -> MQQQQPR_with_dsub_6_in_DPR_8 17167 136, // ssub_11 -> MQQQQPR_with_dsub_6_in_DPR_8 17168 136, // ssub_12 -> MQQQQPR_with_dsub_6_in_DPR_8 17169 136, // ssub_13 -> MQQQQPR_with_dsub_6_in_DPR_8 17170 136, // ssub_14 -> MQQQQPR_with_dsub_6_in_DPR_8 17171 136, // ssub_15 -> MQQQQPR_with_dsub_6_in_DPR_8 17172 136, // ssub_0_ssub_1_ssub_4_ssub_5 -> MQQQQPR_with_dsub_6_in_DPR_8 17173 136, // ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> MQQQQPR_with_dsub_6_in_DPR_8 17174 136, // ssub_2_ssub_3_ssub_6_ssub_7 -> MQQQQPR_with_dsub_6_in_DPR_8 17175 136, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> MQQQQPR_with_dsub_6_in_DPR_8 17176 136, // ssub_2_ssub_3_ssub_4_ssub_5 -> MQQQQPR_with_dsub_6_in_DPR_8 17177 136, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> MQQQQPR_with_dsub_6_in_DPR_8 17178 136, // ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR_with_dsub_6_in_DPR_8 17179 136, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> MQQQQPR_with_dsub_6_in_DPR_8 17180 136, // ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 -> MQQQQPR_with_dsub_6_in_DPR_8 17181 136, // ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR_with_dsub_6_in_DPR_8 17182 136, // ssub_4_ssub_5_ssub_8_ssub_9 -> MQQQQPR_with_dsub_6_in_DPR_8 17183 136, // ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR_with_dsub_6_in_DPR_8 17184 136, // ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR_with_dsub_6_in_DPR_8 17185 136, // ssub_6_ssub_7_dsub_5 -> MQQQQPR_with_dsub_6_in_DPR_8 17186 136, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> MQQQQPR_with_dsub_6_in_DPR_8 17187 136, // ssub_6_ssub_7_dsub_5_dsub_7 -> MQQQQPR_with_dsub_6_in_DPR_8 17188 136, // ssub_6_ssub_7_ssub_8_ssub_9 -> MQQQQPR_with_dsub_6_in_DPR_8 17189 136, // ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> MQQQQPR_with_dsub_6_in_DPR_8 17190 136, // ssub_8_ssub_9_ssub_12_ssub_13 -> MQQQQPR_with_dsub_6_in_DPR_8 17191 136, // ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> MQQQQPR_with_dsub_6_in_DPR_8 17192 136, // dsub_5_dsub_7 -> MQQQQPR_with_dsub_6_in_DPR_8 17193 136, // dsub_5_ssub_12_ssub_13_dsub_7 -> MQQQQPR_with_dsub_6_in_DPR_8 17194 136, // dsub_5_ssub_12_ssub_13 -> MQQQQPR_with_dsub_6_in_DPR_8 17195 136, // ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> MQQQQPR_with_dsub_6_in_DPR_8 17196 }, 17197 }; 17198 assert(RC && "Missing regclass"); 17199 if (!Idx) return RC; 17200 --Idx; 17201 assert(Idx < 56 && "Bad subreg"); 17202 unsigned TV = Table[RC->getID()][Idx]; 17203 return TV ? getRegClass(TV - 1) : nullptr; 17204} 17205 17206const TargetRegisterClass *ARMGenRegisterInfo::getSubRegisterClass(const TargetRegisterClass *RC, unsigned Idx) const { 17207 static const uint8_t Table[136][56] = { 17208 { // HPR 17209 0, // HPR:dsub_0 17210 0, // HPR:dsub_1 17211 0, // HPR:dsub_2 17212 0, // HPR:dsub_3 17213 0, // HPR:dsub_4 17214 0, // HPR:dsub_5 17215 0, // HPR:dsub_6 17216 0, // HPR:dsub_7 17217 0, // HPR:gsub_0 17218 0, // HPR:gsub_1 17219 0, // HPR:qqsub_0 17220 0, // HPR:qqsub_1 17221 0, // HPR:qsub_0 17222 0, // HPR:qsub_1 17223 0, // HPR:qsub_2 17224 0, // HPR:qsub_3 17225 0, // HPR:ssub_0 17226 0, // HPR:ssub_1 17227 0, // HPR:ssub_2 17228 0, // HPR:ssub_3 17229 0, // HPR:ssub_4 17230 0, // HPR:ssub_5 17231 0, // HPR:ssub_6 17232 0, // HPR:ssub_7 17233 0, // HPR:ssub_8 17234 0, // HPR:ssub_9 17235 0, // HPR:ssub_10 17236 0, // HPR:ssub_11 17237 0, // HPR:ssub_12 17238 0, // HPR:ssub_13 17239 0, // HPR:ssub_14 17240 0, // HPR:ssub_15 17241 0, // HPR:ssub_0_ssub_1_ssub_4_ssub_5 17242 0, // HPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17243 0, // HPR:ssub_2_ssub_3_ssub_6_ssub_7 17244 0, // HPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17245 0, // HPR:ssub_2_ssub_3_ssub_4_ssub_5 17246 0, // HPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17247 0, // HPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17248 0, // HPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17249 0, // HPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17250 0, // HPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17251 0, // HPR:ssub_4_ssub_5_ssub_8_ssub_9 17252 0, // HPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17253 0, // HPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17254 0, // HPR:ssub_6_ssub_7_dsub_5 17255 0, // HPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17256 0, // HPR:ssub_6_ssub_7_dsub_5_dsub_7 17257 0, // HPR:ssub_6_ssub_7_ssub_8_ssub_9 17258 0, // HPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17259 0, // HPR:ssub_8_ssub_9_ssub_12_ssub_13 17260 0, // HPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17261 0, // HPR:dsub_5_dsub_7 17262 0, // HPR:dsub_5_ssub_12_ssub_13_dsub_7 17263 0, // HPR:dsub_5_ssub_12_ssub_13 17264 0, // HPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17265 }, 17266 { // FPWithVPR 17267 0, // FPWithVPR:dsub_0 17268 0, // FPWithVPR:dsub_1 17269 0, // FPWithVPR:dsub_2 17270 0, // FPWithVPR:dsub_3 17271 0, // FPWithVPR:dsub_4 17272 0, // FPWithVPR:dsub_5 17273 0, // FPWithVPR:dsub_6 17274 0, // FPWithVPR:dsub_7 17275 0, // FPWithVPR:gsub_0 17276 0, // FPWithVPR:gsub_1 17277 0, // FPWithVPR:qqsub_0 17278 0, // FPWithVPR:qqsub_1 17279 0, // FPWithVPR:qsub_0 17280 0, // FPWithVPR:qsub_1 17281 0, // FPWithVPR:qsub_2 17282 0, // FPWithVPR:qsub_3 17283 3, // FPWithVPR:ssub_0 -> SPR 17284 3, // FPWithVPR:ssub_1 -> SPR 17285 0, // FPWithVPR:ssub_2 17286 0, // FPWithVPR:ssub_3 17287 0, // FPWithVPR:ssub_4 17288 0, // FPWithVPR:ssub_5 17289 0, // FPWithVPR:ssub_6 17290 0, // FPWithVPR:ssub_7 17291 0, // FPWithVPR:ssub_8 17292 0, // FPWithVPR:ssub_9 17293 0, // FPWithVPR:ssub_10 17294 0, // FPWithVPR:ssub_11 17295 0, // FPWithVPR:ssub_12 17296 0, // FPWithVPR:ssub_13 17297 0, // FPWithVPR:ssub_14 17298 0, // FPWithVPR:ssub_15 17299 0, // FPWithVPR:ssub_0_ssub_1_ssub_4_ssub_5 17300 0, // FPWithVPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17301 0, // FPWithVPR:ssub_2_ssub_3_ssub_6_ssub_7 17302 0, // FPWithVPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17303 0, // FPWithVPR:ssub_2_ssub_3_ssub_4_ssub_5 17304 0, // FPWithVPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17305 0, // FPWithVPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17306 0, // FPWithVPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17307 0, // FPWithVPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17308 0, // FPWithVPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17309 0, // FPWithVPR:ssub_4_ssub_5_ssub_8_ssub_9 17310 0, // FPWithVPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17311 0, // FPWithVPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17312 0, // FPWithVPR:ssub_6_ssub_7_dsub_5 17313 0, // FPWithVPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17314 0, // FPWithVPR:ssub_6_ssub_7_dsub_5_dsub_7 17315 0, // FPWithVPR:ssub_6_ssub_7_ssub_8_ssub_9 17316 0, // FPWithVPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17317 0, // FPWithVPR:ssub_8_ssub_9_ssub_12_ssub_13 17318 0, // FPWithVPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17319 0, // FPWithVPR:dsub_5_dsub_7 17320 0, // FPWithVPR:dsub_5_ssub_12_ssub_13_dsub_7 17321 0, // FPWithVPR:dsub_5_ssub_12_ssub_13 17322 0, // FPWithVPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17323 }, 17324 { // SPR 17325 0, // SPR:dsub_0 17326 0, // SPR:dsub_1 17327 0, // SPR:dsub_2 17328 0, // SPR:dsub_3 17329 0, // SPR:dsub_4 17330 0, // SPR:dsub_5 17331 0, // SPR:dsub_6 17332 0, // SPR:dsub_7 17333 0, // SPR:gsub_0 17334 0, // SPR:gsub_1 17335 0, // SPR:qqsub_0 17336 0, // SPR:qqsub_1 17337 0, // SPR:qsub_0 17338 0, // SPR:qsub_1 17339 0, // SPR:qsub_2 17340 0, // SPR:qsub_3 17341 0, // SPR:ssub_0 17342 0, // SPR:ssub_1 17343 0, // SPR:ssub_2 17344 0, // SPR:ssub_3 17345 0, // SPR:ssub_4 17346 0, // SPR:ssub_5 17347 0, // SPR:ssub_6 17348 0, // SPR:ssub_7 17349 0, // SPR:ssub_8 17350 0, // SPR:ssub_9 17351 0, // SPR:ssub_10 17352 0, // SPR:ssub_11 17353 0, // SPR:ssub_12 17354 0, // SPR:ssub_13 17355 0, // SPR:ssub_14 17356 0, // SPR:ssub_15 17357 0, // SPR:ssub_0_ssub_1_ssub_4_ssub_5 17358 0, // SPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17359 0, // SPR:ssub_2_ssub_3_ssub_6_ssub_7 17360 0, // SPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17361 0, // SPR:ssub_2_ssub_3_ssub_4_ssub_5 17362 0, // SPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17363 0, // SPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17364 0, // SPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17365 0, // SPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17366 0, // SPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17367 0, // SPR:ssub_4_ssub_5_ssub_8_ssub_9 17368 0, // SPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17369 0, // SPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17370 0, // SPR:ssub_6_ssub_7_dsub_5 17371 0, // SPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17372 0, // SPR:ssub_6_ssub_7_dsub_5_dsub_7 17373 0, // SPR:ssub_6_ssub_7_ssub_8_ssub_9 17374 0, // SPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17375 0, // SPR:ssub_8_ssub_9_ssub_12_ssub_13 17376 0, // SPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17377 0, // SPR:dsub_5_dsub_7 17378 0, // SPR:dsub_5_ssub_12_ssub_13_dsub_7 17379 0, // SPR:dsub_5_ssub_12_ssub_13 17380 0, // SPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17381 }, 17382 { // FPWithVPR_with_ssub_0 17383 0, // FPWithVPR_with_ssub_0:dsub_0 17384 0, // FPWithVPR_with_ssub_0:dsub_1 17385 0, // FPWithVPR_with_ssub_0:dsub_2 17386 0, // FPWithVPR_with_ssub_0:dsub_3 17387 0, // FPWithVPR_with_ssub_0:dsub_4 17388 0, // FPWithVPR_with_ssub_0:dsub_5 17389 0, // FPWithVPR_with_ssub_0:dsub_6 17390 0, // FPWithVPR_with_ssub_0:dsub_7 17391 0, // FPWithVPR_with_ssub_0:gsub_0 17392 0, // FPWithVPR_with_ssub_0:gsub_1 17393 0, // FPWithVPR_with_ssub_0:qqsub_0 17394 0, // FPWithVPR_with_ssub_0:qqsub_1 17395 0, // FPWithVPR_with_ssub_0:qsub_0 17396 0, // FPWithVPR_with_ssub_0:qsub_1 17397 0, // FPWithVPR_with_ssub_0:qsub_2 17398 0, // FPWithVPR_with_ssub_0:qsub_3 17399 3, // FPWithVPR_with_ssub_0:ssub_0 -> SPR 17400 3, // FPWithVPR_with_ssub_0:ssub_1 -> SPR 17401 0, // FPWithVPR_with_ssub_0:ssub_2 17402 0, // FPWithVPR_with_ssub_0:ssub_3 17403 0, // FPWithVPR_with_ssub_0:ssub_4 17404 0, // FPWithVPR_with_ssub_0:ssub_5 17405 0, // FPWithVPR_with_ssub_0:ssub_6 17406 0, // FPWithVPR_with_ssub_0:ssub_7 17407 0, // FPWithVPR_with_ssub_0:ssub_8 17408 0, // FPWithVPR_with_ssub_0:ssub_9 17409 0, // FPWithVPR_with_ssub_0:ssub_10 17410 0, // FPWithVPR_with_ssub_0:ssub_11 17411 0, // FPWithVPR_with_ssub_0:ssub_12 17412 0, // FPWithVPR_with_ssub_0:ssub_13 17413 0, // FPWithVPR_with_ssub_0:ssub_14 17414 0, // FPWithVPR_with_ssub_0:ssub_15 17415 0, // FPWithVPR_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5 17416 0, // FPWithVPR_with_ssub_0:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17417 0, // FPWithVPR_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7 17418 0, // FPWithVPR_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17419 0, // FPWithVPR_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5 17420 0, // FPWithVPR_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17421 0, // FPWithVPR_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17422 0, // FPWithVPR_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17423 0, // FPWithVPR_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17424 0, // FPWithVPR_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17425 0, // FPWithVPR_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9 17426 0, // FPWithVPR_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17427 0, // FPWithVPR_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17428 0, // FPWithVPR_with_ssub_0:ssub_6_ssub_7_dsub_5 17429 0, // FPWithVPR_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17430 0, // FPWithVPR_with_ssub_0:ssub_6_ssub_7_dsub_5_dsub_7 17431 0, // FPWithVPR_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9 17432 0, // FPWithVPR_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17433 0, // FPWithVPR_with_ssub_0:ssub_8_ssub_9_ssub_12_ssub_13 17434 0, // FPWithVPR_with_ssub_0:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17435 0, // FPWithVPR_with_ssub_0:dsub_5_dsub_7 17436 0, // FPWithVPR_with_ssub_0:dsub_5_ssub_12_ssub_13_dsub_7 17437 0, // FPWithVPR_with_ssub_0:dsub_5_ssub_12_ssub_13 17438 0, // FPWithVPR_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17439 }, 17440 { // GPR 17441 0, // GPR:dsub_0 17442 0, // GPR:dsub_1 17443 0, // GPR:dsub_2 17444 0, // GPR:dsub_3 17445 0, // GPR:dsub_4 17446 0, // GPR:dsub_5 17447 0, // GPR:dsub_6 17448 0, // GPR:dsub_7 17449 0, // GPR:gsub_0 17450 0, // GPR:gsub_1 17451 0, // GPR:qqsub_0 17452 0, // GPR:qqsub_1 17453 0, // GPR:qsub_0 17454 0, // GPR:qsub_1 17455 0, // GPR:qsub_2 17456 0, // GPR:qsub_3 17457 0, // GPR:ssub_0 17458 0, // GPR:ssub_1 17459 0, // GPR:ssub_2 17460 0, // GPR:ssub_3 17461 0, // GPR:ssub_4 17462 0, // GPR:ssub_5 17463 0, // GPR:ssub_6 17464 0, // GPR:ssub_7 17465 0, // GPR:ssub_8 17466 0, // GPR:ssub_9 17467 0, // GPR:ssub_10 17468 0, // GPR:ssub_11 17469 0, // GPR:ssub_12 17470 0, // GPR:ssub_13 17471 0, // GPR:ssub_14 17472 0, // GPR:ssub_15 17473 0, // GPR:ssub_0_ssub_1_ssub_4_ssub_5 17474 0, // GPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17475 0, // GPR:ssub_2_ssub_3_ssub_6_ssub_7 17476 0, // GPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17477 0, // GPR:ssub_2_ssub_3_ssub_4_ssub_5 17478 0, // GPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17479 0, // GPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17480 0, // GPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17481 0, // GPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17482 0, // GPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17483 0, // GPR:ssub_4_ssub_5_ssub_8_ssub_9 17484 0, // GPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17485 0, // GPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17486 0, // GPR:ssub_6_ssub_7_dsub_5 17487 0, // GPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17488 0, // GPR:ssub_6_ssub_7_dsub_5_dsub_7 17489 0, // GPR:ssub_6_ssub_7_ssub_8_ssub_9 17490 0, // GPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17491 0, // GPR:ssub_8_ssub_9_ssub_12_ssub_13 17492 0, // GPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17493 0, // GPR:dsub_5_dsub_7 17494 0, // GPR:dsub_5_ssub_12_ssub_13_dsub_7 17495 0, // GPR:dsub_5_ssub_12_ssub_13 17496 0, // GPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17497 }, 17498 { // GPRwithAPSR 17499 0, // GPRwithAPSR:dsub_0 17500 0, // GPRwithAPSR:dsub_1 17501 0, // GPRwithAPSR:dsub_2 17502 0, // GPRwithAPSR:dsub_3 17503 0, // GPRwithAPSR:dsub_4 17504 0, // GPRwithAPSR:dsub_5 17505 0, // GPRwithAPSR:dsub_6 17506 0, // GPRwithAPSR:dsub_7 17507 0, // GPRwithAPSR:gsub_0 17508 0, // GPRwithAPSR:gsub_1 17509 0, // GPRwithAPSR:qqsub_0 17510 0, // GPRwithAPSR:qqsub_1 17511 0, // GPRwithAPSR:qsub_0 17512 0, // GPRwithAPSR:qsub_1 17513 0, // GPRwithAPSR:qsub_2 17514 0, // GPRwithAPSR:qsub_3 17515 0, // GPRwithAPSR:ssub_0 17516 0, // GPRwithAPSR:ssub_1 17517 0, // GPRwithAPSR:ssub_2 17518 0, // GPRwithAPSR:ssub_3 17519 0, // GPRwithAPSR:ssub_4 17520 0, // GPRwithAPSR:ssub_5 17521 0, // GPRwithAPSR:ssub_6 17522 0, // GPRwithAPSR:ssub_7 17523 0, // GPRwithAPSR:ssub_8 17524 0, // GPRwithAPSR:ssub_9 17525 0, // GPRwithAPSR:ssub_10 17526 0, // GPRwithAPSR:ssub_11 17527 0, // GPRwithAPSR:ssub_12 17528 0, // GPRwithAPSR:ssub_13 17529 0, // GPRwithAPSR:ssub_14 17530 0, // GPRwithAPSR:ssub_15 17531 0, // GPRwithAPSR:ssub_0_ssub_1_ssub_4_ssub_5 17532 0, // GPRwithAPSR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17533 0, // GPRwithAPSR:ssub_2_ssub_3_ssub_6_ssub_7 17534 0, // GPRwithAPSR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17535 0, // GPRwithAPSR:ssub_2_ssub_3_ssub_4_ssub_5 17536 0, // GPRwithAPSR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17537 0, // GPRwithAPSR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17538 0, // GPRwithAPSR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17539 0, // GPRwithAPSR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17540 0, // GPRwithAPSR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17541 0, // GPRwithAPSR:ssub_4_ssub_5_ssub_8_ssub_9 17542 0, // GPRwithAPSR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17543 0, // GPRwithAPSR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17544 0, // GPRwithAPSR:ssub_6_ssub_7_dsub_5 17545 0, // GPRwithAPSR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17546 0, // GPRwithAPSR:ssub_6_ssub_7_dsub_5_dsub_7 17547 0, // GPRwithAPSR:ssub_6_ssub_7_ssub_8_ssub_9 17548 0, // GPRwithAPSR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17549 0, // GPRwithAPSR:ssub_8_ssub_9_ssub_12_ssub_13 17550 0, // GPRwithAPSR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17551 0, // GPRwithAPSR:dsub_5_dsub_7 17552 0, // GPRwithAPSR:dsub_5_ssub_12_ssub_13_dsub_7 17553 0, // GPRwithAPSR:dsub_5_ssub_12_ssub_13 17554 0, // GPRwithAPSR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17555 }, 17556 { // GPRwithZR 17557 0, // GPRwithZR:dsub_0 17558 0, // GPRwithZR:dsub_1 17559 0, // GPRwithZR:dsub_2 17560 0, // GPRwithZR:dsub_3 17561 0, // GPRwithZR:dsub_4 17562 0, // GPRwithZR:dsub_5 17563 0, // GPRwithZR:dsub_6 17564 0, // GPRwithZR:dsub_7 17565 0, // GPRwithZR:gsub_0 17566 0, // GPRwithZR:gsub_1 17567 0, // GPRwithZR:qqsub_0 17568 0, // GPRwithZR:qqsub_1 17569 0, // GPRwithZR:qsub_0 17570 0, // GPRwithZR:qsub_1 17571 0, // GPRwithZR:qsub_2 17572 0, // GPRwithZR:qsub_3 17573 0, // GPRwithZR:ssub_0 17574 0, // GPRwithZR:ssub_1 17575 0, // GPRwithZR:ssub_2 17576 0, // GPRwithZR:ssub_3 17577 0, // GPRwithZR:ssub_4 17578 0, // GPRwithZR:ssub_5 17579 0, // GPRwithZR:ssub_6 17580 0, // GPRwithZR:ssub_7 17581 0, // GPRwithZR:ssub_8 17582 0, // GPRwithZR:ssub_9 17583 0, // GPRwithZR:ssub_10 17584 0, // GPRwithZR:ssub_11 17585 0, // GPRwithZR:ssub_12 17586 0, // GPRwithZR:ssub_13 17587 0, // GPRwithZR:ssub_14 17588 0, // GPRwithZR:ssub_15 17589 0, // GPRwithZR:ssub_0_ssub_1_ssub_4_ssub_5 17590 0, // GPRwithZR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17591 0, // GPRwithZR:ssub_2_ssub_3_ssub_6_ssub_7 17592 0, // GPRwithZR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17593 0, // GPRwithZR:ssub_2_ssub_3_ssub_4_ssub_5 17594 0, // GPRwithZR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17595 0, // GPRwithZR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17596 0, // GPRwithZR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17597 0, // GPRwithZR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17598 0, // GPRwithZR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17599 0, // GPRwithZR:ssub_4_ssub_5_ssub_8_ssub_9 17600 0, // GPRwithZR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17601 0, // GPRwithZR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17602 0, // GPRwithZR:ssub_6_ssub_7_dsub_5 17603 0, // GPRwithZR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17604 0, // GPRwithZR:ssub_6_ssub_7_dsub_5_dsub_7 17605 0, // GPRwithZR:ssub_6_ssub_7_ssub_8_ssub_9 17606 0, // GPRwithZR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17607 0, // GPRwithZR:ssub_8_ssub_9_ssub_12_ssub_13 17608 0, // GPRwithZR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17609 0, // GPRwithZR:dsub_5_dsub_7 17610 0, // GPRwithZR:dsub_5_ssub_12_ssub_13_dsub_7 17611 0, // GPRwithZR:dsub_5_ssub_12_ssub_13 17612 0, // GPRwithZR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17613 }, 17614 { // SPR_8 17615 0, // SPR_8:dsub_0 17616 0, // SPR_8:dsub_1 17617 0, // SPR_8:dsub_2 17618 0, // SPR_8:dsub_3 17619 0, // SPR_8:dsub_4 17620 0, // SPR_8:dsub_5 17621 0, // SPR_8:dsub_6 17622 0, // SPR_8:dsub_7 17623 0, // SPR_8:gsub_0 17624 0, // SPR_8:gsub_1 17625 0, // SPR_8:qqsub_0 17626 0, // SPR_8:qqsub_1 17627 0, // SPR_8:qsub_0 17628 0, // SPR_8:qsub_1 17629 0, // SPR_8:qsub_2 17630 0, // SPR_8:qsub_3 17631 0, // SPR_8:ssub_0 17632 0, // SPR_8:ssub_1 17633 0, // SPR_8:ssub_2 17634 0, // SPR_8:ssub_3 17635 0, // SPR_8:ssub_4 17636 0, // SPR_8:ssub_5 17637 0, // SPR_8:ssub_6 17638 0, // SPR_8:ssub_7 17639 0, // SPR_8:ssub_8 17640 0, // SPR_8:ssub_9 17641 0, // SPR_8:ssub_10 17642 0, // SPR_8:ssub_11 17643 0, // SPR_8:ssub_12 17644 0, // SPR_8:ssub_13 17645 0, // SPR_8:ssub_14 17646 0, // SPR_8:ssub_15 17647 0, // SPR_8:ssub_0_ssub_1_ssub_4_ssub_5 17648 0, // SPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17649 0, // SPR_8:ssub_2_ssub_3_ssub_6_ssub_7 17650 0, // SPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17651 0, // SPR_8:ssub_2_ssub_3_ssub_4_ssub_5 17652 0, // SPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17653 0, // SPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17654 0, // SPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17655 0, // SPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17656 0, // SPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17657 0, // SPR_8:ssub_4_ssub_5_ssub_8_ssub_9 17658 0, // SPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17659 0, // SPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17660 0, // SPR_8:ssub_6_ssub_7_dsub_5 17661 0, // SPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17662 0, // SPR_8:ssub_6_ssub_7_dsub_5_dsub_7 17663 0, // SPR_8:ssub_6_ssub_7_ssub_8_ssub_9 17664 0, // SPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17665 0, // SPR_8:ssub_8_ssub_9_ssub_12_ssub_13 17666 0, // SPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17667 0, // SPR_8:dsub_5_dsub_7 17668 0, // SPR_8:dsub_5_ssub_12_ssub_13_dsub_7 17669 0, // SPR_8:dsub_5_ssub_12_ssub_13 17670 0, // SPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17671 }, 17672 { // GPRnopc 17673 0, // GPRnopc:dsub_0 17674 0, // GPRnopc:dsub_1 17675 0, // GPRnopc:dsub_2 17676 0, // GPRnopc:dsub_3 17677 0, // GPRnopc:dsub_4 17678 0, // GPRnopc:dsub_5 17679 0, // GPRnopc:dsub_6 17680 0, // GPRnopc:dsub_7 17681 0, // GPRnopc:gsub_0 17682 0, // GPRnopc:gsub_1 17683 0, // GPRnopc:qqsub_0 17684 0, // GPRnopc:qqsub_1 17685 0, // GPRnopc:qsub_0 17686 0, // GPRnopc:qsub_1 17687 0, // GPRnopc:qsub_2 17688 0, // GPRnopc:qsub_3 17689 0, // GPRnopc:ssub_0 17690 0, // GPRnopc:ssub_1 17691 0, // GPRnopc:ssub_2 17692 0, // GPRnopc:ssub_3 17693 0, // GPRnopc:ssub_4 17694 0, // GPRnopc:ssub_5 17695 0, // GPRnopc:ssub_6 17696 0, // GPRnopc:ssub_7 17697 0, // GPRnopc:ssub_8 17698 0, // GPRnopc:ssub_9 17699 0, // GPRnopc:ssub_10 17700 0, // GPRnopc:ssub_11 17701 0, // GPRnopc:ssub_12 17702 0, // GPRnopc:ssub_13 17703 0, // GPRnopc:ssub_14 17704 0, // GPRnopc:ssub_15 17705 0, // GPRnopc:ssub_0_ssub_1_ssub_4_ssub_5 17706 0, // GPRnopc:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17707 0, // GPRnopc:ssub_2_ssub_3_ssub_6_ssub_7 17708 0, // GPRnopc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17709 0, // GPRnopc:ssub_2_ssub_3_ssub_4_ssub_5 17710 0, // GPRnopc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17711 0, // GPRnopc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17712 0, // GPRnopc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17713 0, // GPRnopc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17714 0, // GPRnopc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17715 0, // GPRnopc:ssub_4_ssub_5_ssub_8_ssub_9 17716 0, // GPRnopc:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17717 0, // GPRnopc:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17718 0, // GPRnopc:ssub_6_ssub_7_dsub_5 17719 0, // GPRnopc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17720 0, // GPRnopc:ssub_6_ssub_7_dsub_5_dsub_7 17721 0, // GPRnopc:ssub_6_ssub_7_ssub_8_ssub_9 17722 0, // GPRnopc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17723 0, // GPRnopc:ssub_8_ssub_9_ssub_12_ssub_13 17724 0, // GPRnopc:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17725 0, // GPRnopc:dsub_5_dsub_7 17726 0, // GPRnopc:dsub_5_ssub_12_ssub_13_dsub_7 17727 0, // GPRnopc:dsub_5_ssub_12_ssub_13 17728 0, // GPRnopc:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17729 }, 17730 { // GPRnosp 17731 0, // GPRnosp:dsub_0 17732 0, // GPRnosp:dsub_1 17733 0, // GPRnosp:dsub_2 17734 0, // GPRnosp:dsub_3 17735 0, // GPRnosp:dsub_4 17736 0, // GPRnosp:dsub_5 17737 0, // GPRnosp:dsub_6 17738 0, // GPRnosp:dsub_7 17739 0, // GPRnosp:gsub_0 17740 0, // GPRnosp:gsub_1 17741 0, // GPRnosp:qqsub_0 17742 0, // GPRnosp:qqsub_1 17743 0, // GPRnosp:qsub_0 17744 0, // GPRnosp:qsub_1 17745 0, // GPRnosp:qsub_2 17746 0, // GPRnosp:qsub_3 17747 0, // GPRnosp:ssub_0 17748 0, // GPRnosp:ssub_1 17749 0, // GPRnosp:ssub_2 17750 0, // GPRnosp:ssub_3 17751 0, // GPRnosp:ssub_4 17752 0, // GPRnosp:ssub_5 17753 0, // GPRnosp:ssub_6 17754 0, // GPRnosp:ssub_7 17755 0, // GPRnosp:ssub_8 17756 0, // GPRnosp:ssub_9 17757 0, // GPRnosp:ssub_10 17758 0, // GPRnosp:ssub_11 17759 0, // GPRnosp:ssub_12 17760 0, // GPRnosp:ssub_13 17761 0, // GPRnosp:ssub_14 17762 0, // GPRnosp:ssub_15 17763 0, // GPRnosp:ssub_0_ssub_1_ssub_4_ssub_5 17764 0, // GPRnosp:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17765 0, // GPRnosp:ssub_2_ssub_3_ssub_6_ssub_7 17766 0, // GPRnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17767 0, // GPRnosp:ssub_2_ssub_3_ssub_4_ssub_5 17768 0, // GPRnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17769 0, // GPRnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17770 0, // GPRnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17771 0, // GPRnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17772 0, // GPRnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17773 0, // GPRnosp:ssub_4_ssub_5_ssub_8_ssub_9 17774 0, // GPRnosp:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17775 0, // GPRnosp:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17776 0, // GPRnosp:ssub_6_ssub_7_dsub_5 17777 0, // GPRnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17778 0, // GPRnosp:ssub_6_ssub_7_dsub_5_dsub_7 17779 0, // GPRnosp:ssub_6_ssub_7_ssub_8_ssub_9 17780 0, // GPRnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17781 0, // GPRnosp:ssub_8_ssub_9_ssub_12_ssub_13 17782 0, // GPRnosp:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17783 0, // GPRnosp:dsub_5_dsub_7 17784 0, // GPRnosp:dsub_5_ssub_12_ssub_13_dsub_7 17785 0, // GPRnosp:dsub_5_ssub_12_ssub_13 17786 0, // GPRnosp:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17787 }, 17788 { // GPRwithAPSR_NZCVnosp 17789 0, // GPRwithAPSR_NZCVnosp:dsub_0 17790 0, // GPRwithAPSR_NZCVnosp:dsub_1 17791 0, // GPRwithAPSR_NZCVnosp:dsub_2 17792 0, // GPRwithAPSR_NZCVnosp:dsub_3 17793 0, // GPRwithAPSR_NZCVnosp:dsub_4 17794 0, // GPRwithAPSR_NZCVnosp:dsub_5 17795 0, // GPRwithAPSR_NZCVnosp:dsub_6 17796 0, // GPRwithAPSR_NZCVnosp:dsub_7 17797 0, // GPRwithAPSR_NZCVnosp:gsub_0 17798 0, // GPRwithAPSR_NZCVnosp:gsub_1 17799 0, // GPRwithAPSR_NZCVnosp:qqsub_0 17800 0, // GPRwithAPSR_NZCVnosp:qqsub_1 17801 0, // GPRwithAPSR_NZCVnosp:qsub_0 17802 0, // GPRwithAPSR_NZCVnosp:qsub_1 17803 0, // GPRwithAPSR_NZCVnosp:qsub_2 17804 0, // GPRwithAPSR_NZCVnosp:qsub_3 17805 0, // GPRwithAPSR_NZCVnosp:ssub_0 17806 0, // GPRwithAPSR_NZCVnosp:ssub_1 17807 0, // GPRwithAPSR_NZCVnosp:ssub_2 17808 0, // GPRwithAPSR_NZCVnosp:ssub_3 17809 0, // GPRwithAPSR_NZCVnosp:ssub_4 17810 0, // GPRwithAPSR_NZCVnosp:ssub_5 17811 0, // GPRwithAPSR_NZCVnosp:ssub_6 17812 0, // GPRwithAPSR_NZCVnosp:ssub_7 17813 0, // GPRwithAPSR_NZCVnosp:ssub_8 17814 0, // GPRwithAPSR_NZCVnosp:ssub_9 17815 0, // GPRwithAPSR_NZCVnosp:ssub_10 17816 0, // GPRwithAPSR_NZCVnosp:ssub_11 17817 0, // GPRwithAPSR_NZCVnosp:ssub_12 17818 0, // GPRwithAPSR_NZCVnosp:ssub_13 17819 0, // GPRwithAPSR_NZCVnosp:ssub_14 17820 0, // GPRwithAPSR_NZCVnosp:ssub_15 17821 0, // GPRwithAPSR_NZCVnosp:ssub_0_ssub_1_ssub_4_ssub_5 17822 0, // GPRwithAPSR_NZCVnosp:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17823 0, // GPRwithAPSR_NZCVnosp:ssub_2_ssub_3_ssub_6_ssub_7 17824 0, // GPRwithAPSR_NZCVnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17825 0, // GPRwithAPSR_NZCVnosp:ssub_2_ssub_3_ssub_4_ssub_5 17826 0, // GPRwithAPSR_NZCVnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17827 0, // GPRwithAPSR_NZCVnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17828 0, // GPRwithAPSR_NZCVnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17829 0, // GPRwithAPSR_NZCVnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17830 0, // GPRwithAPSR_NZCVnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17831 0, // GPRwithAPSR_NZCVnosp:ssub_4_ssub_5_ssub_8_ssub_9 17832 0, // GPRwithAPSR_NZCVnosp:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17833 0, // GPRwithAPSR_NZCVnosp:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17834 0, // GPRwithAPSR_NZCVnosp:ssub_6_ssub_7_dsub_5 17835 0, // GPRwithAPSR_NZCVnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17836 0, // GPRwithAPSR_NZCVnosp:ssub_6_ssub_7_dsub_5_dsub_7 17837 0, // GPRwithAPSR_NZCVnosp:ssub_6_ssub_7_ssub_8_ssub_9 17838 0, // GPRwithAPSR_NZCVnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17839 0, // GPRwithAPSR_NZCVnosp:ssub_8_ssub_9_ssub_12_ssub_13 17840 0, // GPRwithAPSR_NZCVnosp:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17841 0, // GPRwithAPSR_NZCVnosp:dsub_5_dsub_7 17842 0, // GPRwithAPSR_NZCVnosp:dsub_5_ssub_12_ssub_13_dsub_7 17843 0, // GPRwithAPSR_NZCVnosp:dsub_5_ssub_12_ssub_13 17844 0, // GPRwithAPSR_NZCVnosp:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17845 }, 17846 { // GPRwithAPSRnosp 17847 0, // GPRwithAPSRnosp:dsub_0 17848 0, // GPRwithAPSRnosp:dsub_1 17849 0, // GPRwithAPSRnosp:dsub_2 17850 0, // GPRwithAPSRnosp:dsub_3 17851 0, // GPRwithAPSRnosp:dsub_4 17852 0, // GPRwithAPSRnosp:dsub_5 17853 0, // GPRwithAPSRnosp:dsub_6 17854 0, // GPRwithAPSRnosp:dsub_7 17855 0, // GPRwithAPSRnosp:gsub_0 17856 0, // GPRwithAPSRnosp:gsub_1 17857 0, // GPRwithAPSRnosp:qqsub_0 17858 0, // GPRwithAPSRnosp:qqsub_1 17859 0, // GPRwithAPSRnosp:qsub_0 17860 0, // GPRwithAPSRnosp:qsub_1 17861 0, // GPRwithAPSRnosp:qsub_2 17862 0, // GPRwithAPSRnosp:qsub_3 17863 0, // GPRwithAPSRnosp:ssub_0 17864 0, // GPRwithAPSRnosp:ssub_1 17865 0, // GPRwithAPSRnosp:ssub_2 17866 0, // GPRwithAPSRnosp:ssub_3 17867 0, // GPRwithAPSRnosp:ssub_4 17868 0, // GPRwithAPSRnosp:ssub_5 17869 0, // GPRwithAPSRnosp:ssub_6 17870 0, // GPRwithAPSRnosp:ssub_7 17871 0, // GPRwithAPSRnosp:ssub_8 17872 0, // GPRwithAPSRnosp:ssub_9 17873 0, // GPRwithAPSRnosp:ssub_10 17874 0, // GPRwithAPSRnosp:ssub_11 17875 0, // GPRwithAPSRnosp:ssub_12 17876 0, // GPRwithAPSRnosp:ssub_13 17877 0, // GPRwithAPSRnosp:ssub_14 17878 0, // GPRwithAPSRnosp:ssub_15 17879 0, // GPRwithAPSRnosp:ssub_0_ssub_1_ssub_4_ssub_5 17880 0, // GPRwithAPSRnosp:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17881 0, // GPRwithAPSRnosp:ssub_2_ssub_3_ssub_6_ssub_7 17882 0, // GPRwithAPSRnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17883 0, // GPRwithAPSRnosp:ssub_2_ssub_3_ssub_4_ssub_5 17884 0, // GPRwithAPSRnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17885 0, // GPRwithAPSRnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17886 0, // GPRwithAPSRnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17887 0, // GPRwithAPSRnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17888 0, // GPRwithAPSRnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17889 0, // GPRwithAPSRnosp:ssub_4_ssub_5_ssub_8_ssub_9 17890 0, // GPRwithAPSRnosp:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17891 0, // GPRwithAPSRnosp:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17892 0, // GPRwithAPSRnosp:ssub_6_ssub_7_dsub_5 17893 0, // GPRwithAPSRnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17894 0, // GPRwithAPSRnosp:ssub_6_ssub_7_dsub_5_dsub_7 17895 0, // GPRwithAPSRnosp:ssub_6_ssub_7_ssub_8_ssub_9 17896 0, // GPRwithAPSRnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17897 0, // GPRwithAPSRnosp:ssub_8_ssub_9_ssub_12_ssub_13 17898 0, // GPRwithAPSRnosp:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17899 0, // GPRwithAPSRnosp:dsub_5_dsub_7 17900 0, // GPRwithAPSRnosp:dsub_5_ssub_12_ssub_13_dsub_7 17901 0, // GPRwithAPSRnosp:dsub_5_ssub_12_ssub_13 17902 0, // GPRwithAPSRnosp:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17903 }, 17904 { // GPRwithZRnosp 17905 0, // GPRwithZRnosp:dsub_0 17906 0, // GPRwithZRnosp:dsub_1 17907 0, // GPRwithZRnosp:dsub_2 17908 0, // GPRwithZRnosp:dsub_3 17909 0, // GPRwithZRnosp:dsub_4 17910 0, // GPRwithZRnosp:dsub_5 17911 0, // GPRwithZRnosp:dsub_6 17912 0, // GPRwithZRnosp:dsub_7 17913 0, // GPRwithZRnosp:gsub_0 17914 0, // GPRwithZRnosp:gsub_1 17915 0, // GPRwithZRnosp:qqsub_0 17916 0, // GPRwithZRnosp:qqsub_1 17917 0, // GPRwithZRnosp:qsub_0 17918 0, // GPRwithZRnosp:qsub_1 17919 0, // GPRwithZRnosp:qsub_2 17920 0, // GPRwithZRnosp:qsub_3 17921 0, // GPRwithZRnosp:ssub_0 17922 0, // GPRwithZRnosp:ssub_1 17923 0, // GPRwithZRnosp:ssub_2 17924 0, // GPRwithZRnosp:ssub_3 17925 0, // GPRwithZRnosp:ssub_4 17926 0, // GPRwithZRnosp:ssub_5 17927 0, // GPRwithZRnosp:ssub_6 17928 0, // GPRwithZRnosp:ssub_7 17929 0, // GPRwithZRnosp:ssub_8 17930 0, // GPRwithZRnosp:ssub_9 17931 0, // GPRwithZRnosp:ssub_10 17932 0, // GPRwithZRnosp:ssub_11 17933 0, // GPRwithZRnosp:ssub_12 17934 0, // GPRwithZRnosp:ssub_13 17935 0, // GPRwithZRnosp:ssub_14 17936 0, // GPRwithZRnosp:ssub_15 17937 0, // GPRwithZRnosp:ssub_0_ssub_1_ssub_4_ssub_5 17938 0, // GPRwithZRnosp:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17939 0, // GPRwithZRnosp:ssub_2_ssub_3_ssub_6_ssub_7 17940 0, // GPRwithZRnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17941 0, // GPRwithZRnosp:ssub_2_ssub_3_ssub_4_ssub_5 17942 0, // GPRwithZRnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 17943 0, // GPRwithZRnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17944 0, // GPRwithZRnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 17945 0, // GPRwithZRnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 17946 0, // GPRwithZRnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17947 0, // GPRwithZRnosp:ssub_4_ssub_5_ssub_8_ssub_9 17948 0, // GPRwithZRnosp:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 17949 0, // GPRwithZRnosp:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 17950 0, // GPRwithZRnosp:ssub_6_ssub_7_dsub_5 17951 0, // GPRwithZRnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 17952 0, // GPRwithZRnosp:ssub_6_ssub_7_dsub_5_dsub_7 17953 0, // GPRwithZRnosp:ssub_6_ssub_7_ssub_8_ssub_9 17954 0, // GPRwithZRnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17955 0, // GPRwithZRnosp:ssub_8_ssub_9_ssub_12_ssub_13 17956 0, // GPRwithZRnosp:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 17957 0, // GPRwithZRnosp:dsub_5_dsub_7 17958 0, // GPRwithZRnosp:dsub_5_ssub_12_ssub_13_dsub_7 17959 0, // GPRwithZRnosp:dsub_5_ssub_12_ssub_13 17960 0, // GPRwithZRnosp:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 17961 }, 17962 { // GPRnoip 17963 0, // GPRnoip:dsub_0 17964 0, // GPRnoip:dsub_1 17965 0, // GPRnoip:dsub_2 17966 0, // GPRnoip:dsub_3 17967 0, // GPRnoip:dsub_4 17968 0, // GPRnoip:dsub_5 17969 0, // GPRnoip:dsub_6 17970 0, // GPRnoip:dsub_7 17971 0, // GPRnoip:gsub_0 17972 0, // GPRnoip:gsub_1 17973 0, // GPRnoip:qqsub_0 17974 0, // GPRnoip:qqsub_1 17975 0, // GPRnoip:qsub_0 17976 0, // GPRnoip:qsub_1 17977 0, // GPRnoip:qsub_2 17978 0, // GPRnoip:qsub_3 17979 0, // GPRnoip:ssub_0 17980 0, // GPRnoip:ssub_1 17981 0, // GPRnoip:ssub_2 17982 0, // GPRnoip:ssub_3 17983 0, // GPRnoip:ssub_4 17984 0, // GPRnoip:ssub_5 17985 0, // GPRnoip:ssub_6 17986 0, // GPRnoip:ssub_7 17987 0, // GPRnoip:ssub_8 17988 0, // GPRnoip:ssub_9 17989 0, // GPRnoip:ssub_10 17990 0, // GPRnoip:ssub_11 17991 0, // GPRnoip:ssub_12 17992 0, // GPRnoip:ssub_13 17993 0, // GPRnoip:ssub_14 17994 0, // GPRnoip:ssub_15 17995 0, // GPRnoip:ssub_0_ssub_1_ssub_4_ssub_5 17996 0, // GPRnoip:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 17997 0, // GPRnoip:ssub_2_ssub_3_ssub_6_ssub_7 17998 0, // GPRnoip:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 17999 0, // GPRnoip:ssub_2_ssub_3_ssub_4_ssub_5 18000 0, // GPRnoip:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18001 0, // GPRnoip:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18002 0, // GPRnoip:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18003 0, // GPRnoip:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18004 0, // GPRnoip:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18005 0, // GPRnoip:ssub_4_ssub_5_ssub_8_ssub_9 18006 0, // GPRnoip:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18007 0, // GPRnoip:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18008 0, // GPRnoip:ssub_6_ssub_7_dsub_5 18009 0, // GPRnoip:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18010 0, // GPRnoip:ssub_6_ssub_7_dsub_5_dsub_7 18011 0, // GPRnoip:ssub_6_ssub_7_ssub_8_ssub_9 18012 0, // GPRnoip:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18013 0, // GPRnoip:ssub_8_ssub_9_ssub_12_ssub_13 18014 0, // GPRnoip:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18015 0, // GPRnoip:dsub_5_dsub_7 18016 0, // GPRnoip:dsub_5_ssub_12_ssub_13_dsub_7 18017 0, // GPRnoip:dsub_5_ssub_12_ssub_13 18018 0, // GPRnoip:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18019 }, 18020 { // rGPR 18021 0, // rGPR:dsub_0 18022 0, // rGPR:dsub_1 18023 0, // rGPR:dsub_2 18024 0, // rGPR:dsub_3 18025 0, // rGPR:dsub_4 18026 0, // rGPR:dsub_5 18027 0, // rGPR:dsub_6 18028 0, // rGPR:dsub_7 18029 0, // rGPR:gsub_0 18030 0, // rGPR:gsub_1 18031 0, // rGPR:qqsub_0 18032 0, // rGPR:qqsub_1 18033 0, // rGPR:qsub_0 18034 0, // rGPR:qsub_1 18035 0, // rGPR:qsub_2 18036 0, // rGPR:qsub_3 18037 0, // rGPR:ssub_0 18038 0, // rGPR:ssub_1 18039 0, // rGPR:ssub_2 18040 0, // rGPR:ssub_3 18041 0, // rGPR:ssub_4 18042 0, // rGPR:ssub_5 18043 0, // rGPR:ssub_6 18044 0, // rGPR:ssub_7 18045 0, // rGPR:ssub_8 18046 0, // rGPR:ssub_9 18047 0, // rGPR:ssub_10 18048 0, // rGPR:ssub_11 18049 0, // rGPR:ssub_12 18050 0, // rGPR:ssub_13 18051 0, // rGPR:ssub_14 18052 0, // rGPR:ssub_15 18053 0, // rGPR:ssub_0_ssub_1_ssub_4_ssub_5 18054 0, // rGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18055 0, // rGPR:ssub_2_ssub_3_ssub_6_ssub_7 18056 0, // rGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18057 0, // rGPR:ssub_2_ssub_3_ssub_4_ssub_5 18058 0, // rGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18059 0, // rGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18060 0, // rGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18061 0, // rGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18062 0, // rGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18063 0, // rGPR:ssub_4_ssub_5_ssub_8_ssub_9 18064 0, // rGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18065 0, // rGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18066 0, // rGPR:ssub_6_ssub_7_dsub_5 18067 0, // rGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18068 0, // rGPR:ssub_6_ssub_7_dsub_5_dsub_7 18069 0, // rGPR:ssub_6_ssub_7_ssub_8_ssub_9 18070 0, // rGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18071 0, // rGPR:ssub_8_ssub_9_ssub_12_ssub_13 18072 0, // rGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18073 0, // rGPR:dsub_5_dsub_7 18074 0, // rGPR:dsub_5_ssub_12_ssub_13_dsub_7 18075 0, // rGPR:dsub_5_ssub_12_ssub_13 18076 0, // rGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18077 }, 18078 { // GPRnoip_and_GPRnopc 18079 0, // GPRnoip_and_GPRnopc:dsub_0 18080 0, // GPRnoip_and_GPRnopc:dsub_1 18081 0, // GPRnoip_and_GPRnopc:dsub_2 18082 0, // GPRnoip_and_GPRnopc:dsub_3 18083 0, // GPRnoip_and_GPRnopc:dsub_4 18084 0, // GPRnoip_and_GPRnopc:dsub_5 18085 0, // GPRnoip_and_GPRnopc:dsub_6 18086 0, // GPRnoip_and_GPRnopc:dsub_7 18087 0, // GPRnoip_and_GPRnopc:gsub_0 18088 0, // GPRnoip_and_GPRnopc:gsub_1 18089 0, // GPRnoip_and_GPRnopc:qqsub_0 18090 0, // GPRnoip_and_GPRnopc:qqsub_1 18091 0, // GPRnoip_and_GPRnopc:qsub_0 18092 0, // GPRnoip_and_GPRnopc:qsub_1 18093 0, // GPRnoip_and_GPRnopc:qsub_2 18094 0, // GPRnoip_and_GPRnopc:qsub_3 18095 0, // GPRnoip_and_GPRnopc:ssub_0 18096 0, // GPRnoip_and_GPRnopc:ssub_1 18097 0, // GPRnoip_and_GPRnopc:ssub_2 18098 0, // GPRnoip_and_GPRnopc:ssub_3 18099 0, // GPRnoip_and_GPRnopc:ssub_4 18100 0, // GPRnoip_and_GPRnopc:ssub_5 18101 0, // GPRnoip_and_GPRnopc:ssub_6 18102 0, // GPRnoip_and_GPRnopc:ssub_7 18103 0, // GPRnoip_and_GPRnopc:ssub_8 18104 0, // GPRnoip_and_GPRnopc:ssub_9 18105 0, // GPRnoip_and_GPRnopc:ssub_10 18106 0, // GPRnoip_and_GPRnopc:ssub_11 18107 0, // GPRnoip_and_GPRnopc:ssub_12 18108 0, // GPRnoip_and_GPRnopc:ssub_13 18109 0, // GPRnoip_and_GPRnopc:ssub_14 18110 0, // GPRnoip_and_GPRnopc:ssub_15 18111 0, // GPRnoip_and_GPRnopc:ssub_0_ssub_1_ssub_4_ssub_5 18112 0, // GPRnoip_and_GPRnopc:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18113 0, // GPRnoip_and_GPRnopc:ssub_2_ssub_3_ssub_6_ssub_7 18114 0, // GPRnoip_and_GPRnopc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18115 0, // GPRnoip_and_GPRnopc:ssub_2_ssub_3_ssub_4_ssub_5 18116 0, // GPRnoip_and_GPRnopc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18117 0, // GPRnoip_and_GPRnopc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18118 0, // GPRnoip_and_GPRnopc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18119 0, // GPRnoip_and_GPRnopc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18120 0, // GPRnoip_and_GPRnopc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18121 0, // GPRnoip_and_GPRnopc:ssub_4_ssub_5_ssub_8_ssub_9 18122 0, // GPRnoip_and_GPRnopc:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18123 0, // GPRnoip_and_GPRnopc:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18124 0, // GPRnoip_and_GPRnopc:ssub_6_ssub_7_dsub_5 18125 0, // GPRnoip_and_GPRnopc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18126 0, // GPRnoip_and_GPRnopc:ssub_6_ssub_7_dsub_5_dsub_7 18127 0, // GPRnoip_and_GPRnopc:ssub_6_ssub_7_ssub_8_ssub_9 18128 0, // GPRnoip_and_GPRnopc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18129 0, // GPRnoip_and_GPRnopc:ssub_8_ssub_9_ssub_12_ssub_13 18130 0, // GPRnoip_and_GPRnopc:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18131 0, // GPRnoip_and_GPRnopc:dsub_5_dsub_7 18132 0, // GPRnoip_and_GPRnopc:dsub_5_ssub_12_ssub_13_dsub_7 18133 0, // GPRnoip_and_GPRnopc:dsub_5_ssub_12_ssub_13 18134 0, // GPRnoip_and_GPRnopc:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18135 }, 18136 { // GPRnoip_and_GPRnosp 18137 0, // GPRnoip_and_GPRnosp:dsub_0 18138 0, // GPRnoip_and_GPRnosp:dsub_1 18139 0, // GPRnoip_and_GPRnosp:dsub_2 18140 0, // GPRnoip_and_GPRnosp:dsub_3 18141 0, // GPRnoip_and_GPRnosp:dsub_4 18142 0, // GPRnoip_and_GPRnosp:dsub_5 18143 0, // GPRnoip_and_GPRnosp:dsub_6 18144 0, // GPRnoip_and_GPRnosp:dsub_7 18145 0, // GPRnoip_and_GPRnosp:gsub_0 18146 0, // GPRnoip_and_GPRnosp:gsub_1 18147 0, // GPRnoip_and_GPRnosp:qqsub_0 18148 0, // GPRnoip_and_GPRnosp:qqsub_1 18149 0, // GPRnoip_and_GPRnosp:qsub_0 18150 0, // GPRnoip_and_GPRnosp:qsub_1 18151 0, // GPRnoip_and_GPRnosp:qsub_2 18152 0, // GPRnoip_and_GPRnosp:qsub_3 18153 0, // GPRnoip_and_GPRnosp:ssub_0 18154 0, // GPRnoip_and_GPRnosp:ssub_1 18155 0, // GPRnoip_and_GPRnosp:ssub_2 18156 0, // GPRnoip_and_GPRnosp:ssub_3 18157 0, // GPRnoip_and_GPRnosp:ssub_4 18158 0, // GPRnoip_and_GPRnosp:ssub_5 18159 0, // GPRnoip_and_GPRnosp:ssub_6 18160 0, // GPRnoip_and_GPRnosp:ssub_7 18161 0, // GPRnoip_and_GPRnosp:ssub_8 18162 0, // GPRnoip_and_GPRnosp:ssub_9 18163 0, // GPRnoip_and_GPRnosp:ssub_10 18164 0, // GPRnoip_and_GPRnosp:ssub_11 18165 0, // GPRnoip_and_GPRnosp:ssub_12 18166 0, // GPRnoip_and_GPRnosp:ssub_13 18167 0, // GPRnoip_and_GPRnosp:ssub_14 18168 0, // GPRnoip_and_GPRnosp:ssub_15 18169 0, // GPRnoip_and_GPRnosp:ssub_0_ssub_1_ssub_4_ssub_5 18170 0, // GPRnoip_and_GPRnosp:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18171 0, // GPRnoip_and_GPRnosp:ssub_2_ssub_3_ssub_6_ssub_7 18172 0, // GPRnoip_and_GPRnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18173 0, // GPRnoip_and_GPRnosp:ssub_2_ssub_3_ssub_4_ssub_5 18174 0, // GPRnoip_and_GPRnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18175 0, // GPRnoip_and_GPRnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18176 0, // GPRnoip_and_GPRnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18177 0, // GPRnoip_and_GPRnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18178 0, // GPRnoip_and_GPRnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18179 0, // GPRnoip_and_GPRnosp:ssub_4_ssub_5_ssub_8_ssub_9 18180 0, // GPRnoip_and_GPRnosp:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18181 0, // GPRnoip_and_GPRnosp:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18182 0, // GPRnoip_and_GPRnosp:ssub_6_ssub_7_dsub_5 18183 0, // GPRnoip_and_GPRnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18184 0, // GPRnoip_and_GPRnosp:ssub_6_ssub_7_dsub_5_dsub_7 18185 0, // GPRnoip_and_GPRnosp:ssub_6_ssub_7_ssub_8_ssub_9 18186 0, // GPRnoip_and_GPRnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18187 0, // GPRnoip_and_GPRnosp:ssub_8_ssub_9_ssub_12_ssub_13 18188 0, // GPRnoip_and_GPRnosp:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18189 0, // GPRnoip_and_GPRnosp:dsub_5_dsub_7 18190 0, // GPRnoip_and_GPRnosp:dsub_5_ssub_12_ssub_13_dsub_7 18191 0, // GPRnoip_and_GPRnosp:dsub_5_ssub_12_ssub_13 18192 0, // GPRnoip_and_GPRnosp:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18193 }, 18194 { // GPRnoip_and_GPRwithAPSR_NZCVnosp 18195 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:dsub_0 18196 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:dsub_1 18197 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:dsub_2 18198 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:dsub_3 18199 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:dsub_4 18200 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:dsub_5 18201 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:dsub_6 18202 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:dsub_7 18203 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:gsub_0 18204 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:gsub_1 18205 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:qqsub_0 18206 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:qqsub_1 18207 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:qsub_0 18208 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:qsub_1 18209 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:qsub_2 18210 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:qsub_3 18211 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_0 18212 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_1 18213 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_2 18214 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_3 18215 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_4 18216 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_5 18217 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_6 18218 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_7 18219 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_8 18220 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_9 18221 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_10 18222 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_11 18223 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_12 18224 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_13 18225 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_14 18226 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_15 18227 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_0_ssub_1_ssub_4_ssub_5 18228 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18229 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_2_ssub_3_ssub_6_ssub_7 18230 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18231 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_2_ssub_3_ssub_4_ssub_5 18232 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18233 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18234 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18235 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18236 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18237 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_4_ssub_5_ssub_8_ssub_9 18238 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18239 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18240 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_6_ssub_7_dsub_5 18241 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18242 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_6_ssub_7_dsub_5_dsub_7 18243 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_6_ssub_7_ssub_8_ssub_9 18244 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18245 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_8_ssub_9_ssub_12_ssub_13 18246 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18247 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:dsub_5_dsub_7 18248 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:dsub_5_ssub_12_ssub_13_dsub_7 18249 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:dsub_5_ssub_12_ssub_13 18250 0, // GPRnoip_and_GPRwithAPSR_NZCVnosp:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18251 }, 18252 { // tGPRwithpc 18253 0, // tGPRwithpc:dsub_0 18254 0, // tGPRwithpc:dsub_1 18255 0, // tGPRwithpc:dsub_2 18256 0, // tGPRwithpc:dsub_3 18257 0, // tGPRwithpc:dsub_4 18258 0, // tGPRwithpc:dsub_5 18259 0, // tGPRwithpc:dsub_6 18260 0, // tGPRwithpc:dsub_7 18261 0, // tGPRwithpc:gsub_0 18262 0, // tGPRwithpc:gsub_1 18263 0, // tGPRwithpc:qqsub_0 18264 0, // tGPRwithpc:qqsub_1 18265 0, // tGPRwithpc:qsub_0 18266 0, // tGPRwithpc:qsub_1 18267 0, // tGPRwithpc:qsub_2 18268 0, // tGPRwithpc:qsub_3 18269 0, // tGPRwithpc:ssub_0 18270 0, // tGPRwithpc:ssub_1 18271 0, // tGPRwithpc:ssub_2 18272 0, // tGPRwithpc:ssub_3 18273 0, // tGPRwithpc:ssub_4 18274 0, // tGPRwithpc:ssub_5 18275 0, // tGPRwithpc:ssub_6 18276 0, // tGPRwithpc:ssub_7 18277 0, // tGPRwithpc:ssub_8 18278 0, // tGPRwithpc:ssub_9 18279 0, // tGPRwithpc:ssub_10 18280 0, // tGPRwithpc:ssub_11 18281 0, // tGPRwithpc:ssub_12 18282 0, // tGPRwithpc:ssub_13 18283 0, // tGPRwithpc:ssub_14 18284 0, // tGPRwithpc:ssub_15 18285 0, // tGPRwithpc:ssub_0_ssub_1_ssub_4_ssub_5 18286 0, // tGPRwithpc:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18287 0, // tGPRwithpc:ssub_2_ssub_3_ssub_6_ssub_7 18288 0, // tGPRwithpc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18289 0, // tGPRwithpc:ssub_2_ssub_3_ssub_4_ssub_5 18290 0, // tGPRwithpc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18291 0, // tGPRwithpc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18292 0, // tGPRwithpc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18293 0, // tGPRwithpc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18294 0, // tGPRwithpc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18295 0, // tGPRwithpc:ssub_4_ssub_5_ssub_8_ssub_9 18296 0, // tGPRwithpc:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18297 0, // tGPRwithpc:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18298 0, // tGPRwithpc:ssub_6_ssub_7_dsub_5 18299 0, // tGPRwithpc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18300 0, // tGPRwithpc:ssub_6_ssub_7_dsub_5_dsub_7 18301 0, // tGPRwithpc:ssub_6_ssub_7_ssub_8_ssub_9 18302 0, // tGPRwithpc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18303 0, // tGPRwithpc:ssub_8_ssub_9_ssub_12_ssub_13 18304 0, // tGPRwithpc:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18305 0, // tGPRwithpc:dsub_5_dsub_7 18306 0, // tGPRwithpc:dsub_5_ssub_12_ssub_13_dsub_7 18307 0, // tGPRwithpc:dsub_5_ssub_12_ssub_13 18308 0, // tGPRwithpc:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18309 }, 18310 { // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 18311 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:dsub_0 18312 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:dsub_1 18313 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:dsub_2 18314 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:dsub_3 18315 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:dsub_4 18316 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:dsub_5 18317 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:dsub_6 18318 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:dsub_7 18319 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:gsub_0 18320 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:gsub_1 18321 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:qqsub_0 18322 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:qqsub_1 18323 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:qsub_0 18324 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:qsub_1 18325 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:qsub_2 18326 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:qsub_3 18327 8, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_0 -> SPR_8 18328 8, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_1 -> SPR_8 18329 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_2 18330 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_3 18331 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_4 18332 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_5 18333 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_6 18334 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_7 18335 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_8 18336 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_9 18337 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_10 18338 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_11 18339 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_12 18340 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_13 18341 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_14 18342 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_15 18343 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_0_ssub_1_ssub_4_ssub_5 18344 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18345 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_2_ssub_3_ssub_6_ssub_7 18346 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18347 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_2_ssub_3_ssub_4_ssub_5 18348 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18349 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18350 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18351 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18352 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18353 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_4_ssub_5_ssub_8_ssub_9 18354 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18355 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18356 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_6_ssub_7_dsub_5 18357 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18358 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_6_ssub_7_dsub_5_dsub_7 18359 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_6_ssub_7_ssub_8_ssub_9 18360 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18361 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_8_ssub_9_ssub_12_ssub_13 18362 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18363 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:dsub_5_dsub_7 18364 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:dsub_5_ssub_12_ssub_13_dsub_7 18365 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:dsub_5_ssub_12_ssub_13 18366 0, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18367 }, 18368 { // hGPR 18369 0, // hGPR:dsub_0 18370 0, // hGPR:dsub_1 18371 0, // hGPR:dsub_2 18372 0, // hGPR:dsub_3 18373 0, // hGPR:dsub_4 18374 0, // hGPR:dsub_5 18375 0, // hGPR:dsub_6 18376 0, // hGPR:dsub_7 18377 0, // hGPR:gsub_0 18378 0, // hGPR:gsub_1 18379 0, // hGPR:qqsub_0 18380 0, // hGPR:qqsub_1 18381 0, // hGPR:qsub_0 18382 0, // hGPR:qsub_1 18383 0, // hGPR:qsub_2 18384 0, // hGPR:qsub_3 18385 0, // hGPR:ssub_0 18386 0, // hGPR:ssub_1 18387 0, // hGPR:ssub_2 18388 0, // hGPR:ssub_3 18389 0, // hGPR:ssub_4 18390 0, // hGPR:ssub_5 18391 0, // hGPR:ssub_6 18392 0, // hGPR:ssub_7 18393 0, // hGPR:ssub_8 18394 0, // hGPR:ssub_9 18395 0, // hGPR:ssub_10 18396 0, // hGPR:ssub_11 18397 0, // hGPR:ssub_12 18398 0, // hGPR:ssub_13 18399 0, // hGPR:ssub_14 18400 0, // hGPR:ssub_15 18401 0, // hGPR:ssub_0_ssub_1_ssub_4_ssub_5 18402 0, // hGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18403 0, // hGPR:ssub_2_ssub_3_ssub_6_ssub_7 18404 0, // hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18405 0, // hGPR:ssub_2_ssub_3_ssub_4_ssub_5 18406 0, // hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18407 0, // hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18408 0, // hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18409 0, // hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18410 0, // hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18411 0, // hGPR:ssub_4_ssub_5_ssub_8_ssub_9 18412 0, // hGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18413 0, // hGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18414 0, // hGPR:ssub_6_ssub_7_dsub_5 18415 0, // hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18416 0, // hGPR:ssub_6_ssub_7_dsub_5_dsub_7 18417 0, // hGPR:ssub_6_ssub_7_ssub_8_ssub_9 18418 0, // hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18419 0, // hGPR:ssub_8_ssub_9_ssub_12_ssub_13 18420 0, // hGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18421 0, // hGPR:dsub_5_dsub_7 18422 0, // hGPR:dsub_5_ssub_12_ssub_13_dsub_7 18423 0, // hGPR:dsub_5_ssub_12_ssub_13 18424 0, // hGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18425 }, 18426 { // tGPR 18427 0, // tGPR:dsub_0 18428 0, // tGPR:dsub_1 18429 0, // tGPR:dsub_2 18430 0, // tGPR:dsub_3 18431 0, // tGPR:dsub_4 18432 0, // tGPR:dsub_5 18433 0, // tGPR:dsub_6 18434 0, // tGPR:dsub_7 18435 0, // tGPR:gsub_0 18436 0, // tGPR:gsub_1 18437 0, // tGPR:qqsub_0 18438 0, // tGPR:qqsub_1 18439 0, // tGPR:qsub_0 18440 0, // tGPR:qsub_1 18441 0, // tGPR:qsub_2 18442 0, // tGPR:qsub_3 18443 0, // tGPR:ssub_0 18444 0, // tGPR:ssub_1 18445 0, // tGPR:ssub_2 18446 0, // tGPR:ssub_3 18447 0, // tGPR:ssub_4 18448 0, // tGPR:ssub_5 18449 0, // tGPR:ssub_6 18450 0, // tGPR:ssub_7 18451 0, // tGPR:ssub_8 18452 0, // tGPR:ssub_9 18453 0, // tGPR:ssub_10 18454 0, // tGPR:ssub_11 18455 0, // tGPR:ssub_12 18456 0, // tGPR:ssub_13 18457 0, // tGPR:ssub_14 18458 0, // tGPR:ssub_15 18459 0, // tGPR:ssub_0_ssub_1_ssub_4_ssub_5 18460 0, // tGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18461 0, // tGPR:ssub_2_ssub_3_ssub_6_ssub_7 18462 0, // tGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18463 0, // tGPR:ssub_2_ssub_3_ssub_4_ssub_5 18464 0, // tGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18465 0, // tGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18466 0, // tGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18467 0, // tGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18468 0, // tGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18469 0, // tGPR:ssub_4_ssub_5_ssub_8_ssub_9 18470 0, // tGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18471 0, // tGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18472 0, // tGPR:ssub_6_ssub_7_dsub_5 18473 0, // tGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18474 0, // tGPR:ssub_6_ssub_7_dsub_5_dsub_7 18475 0, // tGPR:ssub_6_ssub_7_ssub_8_ssub_9 18476 0, // tGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18477 0, // tGPR:ssub_8_ssub_9_ssub_12_ssub_13 18478 0, // tGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18479 0, // tGPR:dsub_5_dsub_7 18480 0, // tGPR:dsub_5_ssub_12_ssub_13_dsub_7 18481 0, // tGPR:dsub_5_ssub_12_ssub_13 18482 0, // tGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18483 }, 18484 { // tGPREven 18485 0, // tGPREven:dsub_0 18486 0, // tGPREven:dsub_1 18487 0, // tGPREven:dsub_2 18488 0, // tGPREven:dsub_3 18489 0, // tGPREven:dsub_4 18490 0, // tGPREven:dsub_5 18491 0, // tGPREven:dsub_6 18492 0, // tGPREven:dsub_7 18493 0, // tGPREven:gsub_0 18494 0, // tGPREven:gsub_1 18495 0, // tGPREven:qqsub_0 18496 0, // tGPREven:qqsub_1 18497 0, // tGPREven:qsub_0 18498 0, // tGPREven:qsub_1 18499 0, // tGPREven:qsub_2 18500 0, // tGPREven:qsub_3 18501 0, // tGPREven:ssub_0 18502 0, // tGPREven:ssub_1 18503 0, // tGPREven:ssub_2 18504 0, // tGPREven:ssub_3 18505 0, // tGPREven:ssub_4 18506 0, // tGPREven:ssub_5 18507 0, // tGPREven:ssub_6 18508 0, // tGPREven:ssub_7 18509 0, // tGPREven:ssub_8 18510 0, // tGPREven:ssub_9 18511 0, // tGPREven:ssub_10 18512 0, // tGPREven:ssub_11 18513 0, // tGPREven:ssub_12 18514 0, // tGPREven:ssub_13 18515 0, // tGPREven:ssub_14 18516 0, // tGPREven:ssub_15 18517 0, // tGPREven:ssub_0_ssub_1_ssub_4_ssub_5 18518 0, // tGPREven:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18519 0, // tGPREven:ssub_2_ssub_3_ssub_6_ssub_7 18520 0, // tGPREven:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18521 0, // tGPREven:ssub_2_ssub_3_ssub_4_ssub_5 18522 0, // tGPREven:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18523 0, // tGPREven:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18524 0, // tGPREven:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18525 0, // tGPREven:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18526 0, // tGPREven:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18527 0, // tGPREven:ssub_4_ssub_5_ssub_8_ssub_9 18528 0, // tGPREven:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18529 0, // tGPREven:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18530 0, // tGPREven:ssub_6_ssub_7_dsub_5 18531 0, // tGPREven:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18532 0, // tGPREven:ssub_6_ssub_7_dsub_5_dsub_7 18533 0, // tGPREven:ssub_6_ssub_7_ssub_8_ssub_9 18534 0, // tGPREven:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18535 0, // tGPREven:ssub_8_ssub_9_ssub_12_ssub_13 18536 0, // tGPREven:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18537 0, // tGPREven:dsub_5_dsub_7 18538 0, // tGPREven:dsub_5_ssub_12_ssub_13_dsub_7 18539 0, // tGPREven:dsub_5_ssub_12_ssub_13 18540 0, // tGPREven:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18541 }, 18542 { // GPRnopc_and_hGPR 18543 0, // GPRnopc_and_hGPR:dsub_0 18544 0, // GPRnopc_and_hGPR:dsub_1 18545 0, // GPRnopc_and_hGPR:dsub_2 18546 0, // GPRnopc_and_hGPR:dsub_3 18547 0, // GPRnopc_and_hGPR:dsub_4 18548 0, // GPRnopc_and_hGPR:dsub_5 18549 0, // GPRnopc_and_hGPR:dsub_6 18550 0, // GPRnopc_and_hGPR:dsub_7 18551 0, // GPRnopc_and_hGPR:gsub_0 18552 0, // GPRnopc_and_hGPR:gsub_1 18553 0, // GPRnopc_and_hGPR:qqsub_0 18554 0, // GPRnopc_and_hGPR:qqsub_1 18555 0, // GPRnopc_and_hGPR:qsub_0 18556 0, // GPRnopc_and_hGPR:qsub_1 18557 0, // GPRnopc_and_hGPR:qsub_2 18558 0, // GPRnopc_and_hGPR:qsub_3 18559 0, // GPRnopc_and_hGPR:ssub_0 18560 0, // GPRnopc_and_hGPR:ssub_1 18561 0, // GPRnopc_and_hGPR:ssub_2 18562 0, // GPRnopc_and_hGPR:ssub_3 18563 0, // GPRnopc_and_hGPR:ssub_4 18564 0, // GPRnopc_and_hGPR:ssub_5 18565 0, // GPRnopc_and_hGPR:ssub_6 18566 0, // GPRnopc_and_hGPR:ssub_7 18567 0, // GPRnopc_and_hGPR:ssub_8 18568 0, // GPRnopc_and_hGPR:ssub_9 18569 0, // GPRnopc_and_hGPR:ssub_10 18570 0, // GPRnopc_and_hGPR:ssub_11 18571 0, // GPRnopc_and_hGPR:ssub_12 18572 0, // GPRnopc_and_hGPR:ssub_13 18573 0, // GPRnopc_and_hGPR:ssub_14 18574 0, // GPRnopc_and_hGPR:ssub_15 18575 0, // GPRnopc_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5 18576 0, // GPRnopc_and_hGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18577 0, // GPRnopc_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7 18578 0, // GPRnopc_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18579 0, // GPRnopc_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5 18580 0, // GPRnopc_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18581 0, // GPRnopc_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18582 0, // GPRnopc_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18583 0, // GPRnopc_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18584 0, // GPRnopc_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18585 0, // GPRnopc_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9 18586 0, // GPRnopc_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18587 0, // GPRnopc_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18588 0, // GPRnopc_and_hGPR:ssub_6_ssub_7_dsub_5 18589 0, // GPRnopc_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18590 0, // GPRnopc_and_hGPR:ssub_6_ssub_7_dsub_5_dsub_7 18591 0, // GPRnopc_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9 18592 0, // GPRnopc_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18593 0, // GPRnopc_and_hGPR:ssub_8_ssub_9_ssub_12_ssub_13 18594 0, // GPRnopc_and_hGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18595 0, // GPRnopc_and_hGPR:dsub_5_dsub_7 18596 0, // GPRnopc_and_hGPR:dsub_5_ssub_12_ssub_13_dsub_7 18597 0, // GPRnopc_and_hGPR:dsub_5_ssub_12_ssub_13 18598 0, // GPRnopc_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18599 }, 18600 { // GPRnosp_and_hGPR 18601 0, // GPRnosp_and_hGPR:dsub_0 18602 0, // GPRnosp_and_hGPR:dsub_1 18603 0, // GPRnosp_and_hGPR:dsub_2 18604 0, // GPRnosp_and_hGPR:dsub_3 18605 0, // GPRnosp_and_hGPR:dsub_4 18606 0, // GPRnosp_and_hGPR:dsub_5 18607 0, // GPRnosp_and_hGPR:dsub_6 18608 0, // GPRnosp_and_hGPR:dsub_7 18609 0, // GPRnosp_and_hGPR:gsub_0 18610 0, // GPRnosp_and_hGPR:gsub_1 18611 0, // GPRnosp_and_hGPR:qqsub_0 18612 0, // GPRnosp_and_hGPR:qqsub_1 18613 0, // GPRnosp_and_hGPR:qsub_0 18614 0, // GPRnosp_and_hGPR:qsub_1 18615 0, // GPRnosp_and_hGPR:qsub_2 18616 0, // GPRnosp_and_hGPR:qsub_3 18617 0, // GPRnosp_and_hGPR:ssub_0 18618 0, // GPRnosp_and_hGPR:ssub_1 18619 0, // GPRnosp_and_hGPR:ssub_2 18620 0, // GPRnosp_and_hGPR:ssub_3 18621 0, // GPRnosp_and_hGPR:ssub_4 18622 0, // GPRnosp_and_hGPR:ssub_5 18623 0, // GPRnosp_and_hGPR:ssub_6 18624 0, // GPRnosp_and_hGPR:ssub_7 18625 0, // GPRnosp_and_hGPR:ssub_8 18626 0, // GPRnosp_and_hGPR:ssub_9 18627 0, // GPRnosp_and_hGPR:ssub_10 18628 0, // GPRnosp_and_hGPR:ssub_11 18629 0, // GPRnosp_and_hGPR:ssub_12 18630 0, // GPRnosp_and_hGPR:ssub_13 18631 0, // GPRnosp_and_hGPR:ssub_14 18632 0, // GPRnosp_and_hGPR:ssub_15 18633 0, // GPRnosp_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5 18634 0, // GPRnosp_and_hGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18635 0, // GPRnosp_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7 18636 0, // GPRnosp_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18637 0, // GPRnosp_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5 18638 0, // GPRnosp_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18639 0, // GPRnosp_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18640 0, // GPRnosp_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18641 0, // GPRnosp_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18642 0, // GPRnosp_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18643 0, // GPRnosp_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9 18644 0, // GPRnosp_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18645 0, // GPRnosp_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18646 0, // GPRnosp_and_hGPR:ssub_6_ssub_7_dsub_5 18647 0, // GPRnosp_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18648 0, // GPRnosp_and_hGPR:ssub_6_ssub_7_dsub_5_dsub_7 18649 0, // GPRnosp_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9 18650 0, // GPRnosp_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18651 0, // GPRnosp_and_hGPR:ssub_8_ssub_9_ssub_12_ssub_13 18652 0, // GPRnosp_and_hGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18653 0, // GPRnosp_and_hGPR:dsub_5_dsub_7 18654 0, // GPRnosp_and_hGPR:dsub_5_ssub_12_ssub_13_dsub_7 18655 0, // GPRnosp_and_hGPR:dsub_5_ssub_12_ssub_13 18656 0, // GPRnosp_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18657 }, 18658 { // GPRnoip_and_hGPR 18659 0, // GPRnoip_and_hGPR:dsub_0 18660 0, // GPRnoip_and_hGPR:dsub_1 18661 0, // GPRnoip_and_hGPR:dsub_2 18662 0, // GPRnoip_and_hGPR:dsub_3 18663 0, // GPRnoip_and_hGPR:dsub_4 18664 0, // GPRnoip_and_hGPR:dsub_5 18665 0, // GPRnoip_and_hGPR:dsub_6 18666 0, // GPRnoip_and_hGPR:dsub_7 18667 0, // GPRnoip_and_hGPR:gsub_0 18668 0, // GPRnoip_and_hGPR:gsub_1 18669 0, // GPRnoip_and_hGPR:qqsub_0 18670 0, // GPRnoip_and_hGPR:qqsub_1 18671 0, // GPRnoip_and_hGPR:qsub_0 18672 0, // GPRnoip_and_hGPR:qsub_1 18673 0, // GPRnoip_and_hGPR:qsub_2 18674 0, // GPRnoip_and_hGPR:qsub_3 18675 0, // GPRnoip_and_hGPR:ssub_0 18676 0, // GPRnoip_and_hGPR:ssub_1 18677 0, // GPRnoip_and_hGPR:ssub_2 18678 0, // GPRnoip_and_hGPR:ssub_3 18679 0, // GPRnoip_and_hGPR:ssub_4 18680 0, // GPRnoip_and_hGPR:ssub_5 18681 0, // GPRnoip_and_hGPR:ssub_6 18682 0, // GPRnoip_and_hGPR:ssub_7 18683 0, // GPRnoip_and_hGPR:ssub_8 18684 0, // GPRnoip_and_hGPR:ssub_9 18685 0, // GPRnoip_and_hGPR:ssub_10 18686 0, // GPRnoip_and_hGPR:ssub_11 18687 0, // GPRnoip_and_hGPR:ssub_12 18688 0, // GPRnoip_and_hGPR:ssub_13 18689 0, // GPRnoip_and_hGPR:ssub_14 18690 0, // GPRnoip_and_hGPR:ssub_15 18691 0, // GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5 18692 0, // GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18693 0, // GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7 18694 0, // GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18695 0, // GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5 18696 0, // GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18697 0, // GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18698 0, // GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18699 0, // GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18700 0, // GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18701 0, // GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9 18702 0, // GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18703 0, // GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18704 0, // GPRnoip_and_hGPR:ssub_6_ssub_7_dsub_5 18705 0, // GPRnoip_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18706 0, // GPRnoip_and_hGPR:ssub_6_ssub_7_dsub_5_dsub_7 18707 0, // GPRnoip_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9 18708 0, // GPRnoip_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18709 0, // GPRnoip_and_hGPR:ssub_8_ssub_9_ssub_12_ssub_13 18710 0, // GPRnoip_and_hGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18711 0, // GPRnoip_and_hGPR:dsub_5_dsub_7 18712 0, // GPRnoip_and_hGPR:dsub_5_ssub_12_ssub_13_dsub_7 18713 0, // GPRnoip_and_hGPR:dsub_5_ssub_12_ssub_13 18714 0, // GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18715 }, 18716 { // GPRnoip_and_tGPREven 18717 0, // GPRnoip_and_tGPREven:dsub_0 18718 0, // GPRnoip_and_tGPREven:dsub_1 18719 0, // GPRnoip_and_tGPREven:dsub_2 18720 0, // GPRnoip_and_tGPREven:dsub_3 18721 0, // GPRnoip_and_tGPREven:dsub_4 18722 0, // GPRnoip_and_tGPREven:dsub_5 18723 0, // GPRnoip_and_tGPREven:dsub_6 18724 0, // GPRnoip_and_tGPREven:dsub_7 18725 0, // GPRnoip_and_tGPREven:gsub_0 18726 0, // GPRnoip_and_tGPREven:gsub_1 18727 0, // GPRnoip_and_tGPREven:qqsub_0 18728 0, // GPRnoip_and_tGPREven:qqsub_1 18729 0, // GPRnoip_and_tGPREven:qsub_0 18730 0, // GPRnoip_and_tGPREven:qsub_1 18731 0, // GPRnoip_and_tGPREven:qsub_2 18732 0, // GPRnoip_and_tGPREven:qsub_3 18733 0, // GPRnoip_and_tGPREven:ssub_0 18734 0, // GPRnoip_and_tGPREven:ssub_1 18735 0, // GPRnoip_and_tGPREven:ssub_2 18736 0, // GPRnoip_and_tGPREven:ssub_3 18737 0, // GPRnoip_and_tGPREven:ssub_4 18738 0, // GPRnoip_and_tGPREven:ssub_5 18739 0, // GPRnoip_and_tGPREven:ssub_6 18740 0, // GPRnoip_and_tGPREven:ssub_7 18741 0, // GPRnoip_and_tGPREven:ssub_8 18742 0, // GPRnoip_and_tGPREven:ssub_9 18743 0, // GPRnoip_and_tGPREven:ssub_10 18744 0, // GPRnoip_and_tGPREven:ssub_11 18745 0, // GPRnoip_and_tGPREven:ssub_12 18746 0, // GPRnoip_and_tGPREven:ssub_13 18747 0, // GPRnoip_and_tGPREven:ssub_14 18748 0, // GPRnoip_and_tGPREven:ssub_15 18749 0, // GPRnoip_and_tGPREven:ssub_0_ssub_1_ssub_4_ssub_5 18750 0, // GPRnoip_and_tGPREven:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18751 0, // GPRnoip_and_tGPREven:ssub_2_ssub_3_ssub_6_ssub_7 18752 0, // GPRnoip_and_tGPREven:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18753 0, // GPRnoip_and_tGPREven:ssub_2_ssub_3_ssub_4_ssub_5 18754 0, // GPRnoip_and_tGPREven:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18755 0, // GPRnoip_and_tGPREven:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18756 0, // GPRnoip_and_tGPREven:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18757 0, // GPRnoip_and_tGPREven:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18758 0, // GPRnoip_and_tGPREven:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18759 0, // GPRnoip_and_tGPREven:ssub_4_ssub_5_ssub_8_ssub_9 18760 0, // GPRnoip_and_tGPREven:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18761 0, // GPRnoip_and_tGPREven:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18762 0, // GPRnoip_and_tGPREven:ssub_6_ssub_7_dsub_5 18763 0, // GPRnoip_and_tGPREven:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18764 0, // GPRnoip_and_tGPREven:ssub_6_ssub_7_dsub_5_dsub_7 18765 0, // GPRnoip_and_tGPREven:ssub_6_ssub_7_ssub_8_ssub_9 18766 0, // GPRnoip_and_tGPREven:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18767 0, // GPRnoip_and_tGPREven:ssub_8_ssub_9_ssub_12_ssub_13 18768 0, // GPRnoip_and_tGPREven:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18769 0, // GPRnoip_and_tGPREven:dsub_5_dsub_7 18770 0, // GPRnoip_and_tGPREven:dsub_5_ssub_12_ssub_13_dsub_7 18771 0, // GPRnoip_and_tGPREven:dsub_5_ssub_12_ssub_13 18772 0, // GPRnoip_and_tGPREven:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18773 }, 18774 { // GPRnosp_and_GPRnopc_and_hGPR 18775 0, // GPRnosp_and_GPRnopc_and_hGPR:dsub_0 18776 0, // GPRnosp_and_GPRnopc_and_hGPR:dsub_1 18777 0, // GPRnosp_and_GPRnopc_and_hGPR:dsub_2 18778 0, // GPRnosp_and_GPRnopc_and_hGPR:dsub_3 18779 0, // GPRnosp_and_GPRnopc_and_hGPR:dsub_4 18780 0, // GPRnosp_and_GPRnopc_and_hGPR:dsub_5 18781 0, // GPRnosp_and_GPRnopc_and_hGPR:dsub_6 18782 0, // GPRnosp_and_GPRnopc_and_hGPR:dsub_7 18783 0, // GPRnosp_and_GPRnopc_and_hGPR:gsub_0 18784 0, // GPRnosp_and_GPRnopc_and_hGPR:gsub_1 18785 0, // GPRnosp_and_GPRnopc_and_hGPR:qqsub_0 18786 0, // GPRnosp_and_GPRnopc_and_hGPR:qqsub_1 18787 0, // GPRnosp_and_GPRnopc_and_hGPR:qsub_0 18788 0, // GPRnosp_and_GPRnopc_and_hGPR:qsub_1 18789 0, // GPRnosp_and_GPRnopc_and_hGPR:qsub_2 18790 0, // GPRnosp_and_GPRnopc_and_hGPR:qsub_3 18791 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_0 18792 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_1 18793 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_2 18794 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_3 18795 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_4 18796 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_5 18797 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_6 18798 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_7 18799 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_8 18800 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_9 18801 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_10 18802 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_11 18803 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_12 18804 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_13 18805 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_14 18806 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_15 18807 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5 18808 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18809 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7 18810 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18811 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5 18812 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18813 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18814 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18815 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18816 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18817 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9 18818 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18819 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18820 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_6_ssub_7_dsub_5 18821 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18822 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_6_ssub_7_dsub_5_dsub_7 18823 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9 18824 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18825 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_8_ssub_9_ssub_12_ssub_13 18826 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18827 0, // GPRnosp_and_GPRnopc_and_hGPR:dsub_5_dsub_7 18828 0, // GPRnosp_and_GPRnopc_and_hGPR:dsub_5_ssub_12_ssub_13_dsub_7 18829 0, // GPRnosp_and_GPRnopc_and_hGPR:dsub_5_ssub_12_ssub_13 18830 0, // GPRnosp_and_GPRnopc_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18831 }, 18832 { // tGPROdd 18833 0, // tGPROdd:dsub_0 18834 0, // tGPROdd:dsub_1 18835 0, // tGPROdd:dsub_2 18836 0, // tGPROdd:dsub_3 18837 0, // tGPROdd:dsub_4 18838 0, // tGPROdd:dsub_5 18839 0, // tGPROdd:dsub_6 18840 0, // tGPROdd:dsub_7 18841 0, // tGPROdd:gsub_0 18842 0, // tGPROdd:gsub_1 18843 0, // tGPROdd:qqsub_0 18844 0, // tGPROdd:qqsub_1 18845 0, // tGPROdd:qsub_0 18846 0, // tGPROdd:qsub_1 18847 0, // tGPROdd:qsub_2 18848 0, // tGPROdd:qsub_3 18849 0, // tGPROdd:ssub_0 18850 0, // tGPROdd:ssub_1 18851 0, // tGPROdd:ssub_2 18852 0, // tGPROdd:ssub_3 18853 0, // tGPROdd:ssub_4 18854 0, // tGPROdd:ssub_5 18855 0, // tGPROdd:ssub_6 18856 0, // tGPROdd:ssub_7 18857 0, // tGPROdd:ssub_8 18858 0, // tGPROdd:ssub_9 18859 0, // tGPROdd:ssub_10 18860 0, // tGPROdd:ssub_11 18861 0, // tGPROdd:ssub_12 18862 0, // tGPROdd:ssub_13 18863 0, // tGPROdd:ssub_14 18864 0, // tGPROdd:ssub_15 18865 0, // tGPROdd:ssub_0_ssub_1_ssub_4_ssub_5 18866 0, // tGPROdd:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18867 0, // tGPROdd:ssub_2_ssub_3_ssub_6_ssub_7 18868 0, // tGPROdd:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18869 0, // tGPROdd:ssub_2_ssub_3_ssub_4_ssub_5 18870 0, // tGPROdd:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18871 0, // tGPROdd:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18872 0, // tGPROdd:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18873 0, // tGPROdd:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18874 0, // tGPROdd:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18875 0, // tGPROdd:ssub_4_ssub_5_ssub_8_ssub_9 18876 0, // tGPROdd:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18877 0, // tGPROdd:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18878 0, // tGPROdd:ssub_6_ssub_7_dsub_5 18879 0, // tGPROdd:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18880 0, // tGPROdd:ssub_6_ssub_7_dsub_5_dsub_7 18881 0, // tGPROdd:ssub_6_ssub_7_ssub_8_ssub_9 18882 0, // tGPROdd:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18883 0, // tGPROdd:ssub_8_ssub_9_ssub_12_ssub_13 18884 0, // tGPROdd:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18885 0, // tGPROdd:dsub_5_dsub_7 18886 0, // tGPROdd:dsub_5_ssub_12_ssub_13_dsub_7 18887 0, // tGPROdd:dsub_5_ssub_12_ssub_13 18888 0, // tGPROdd:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18889 }, 18890 { // GPRnopc_and_GPRnoip_and_hGPR 18891 0, // GPRnopc_and_GPRnoip_and_hGPR:dsub_0 18892 0, // GPRnopc_and_GPRnoip_and_hGPR:dsub_1 18893 0, // GPRnopc_and_GPRnoip_and_hGPR:dsub_2 18894 0, // GPRnopc_and_GPRnoip_and_hGPR:dsub_3 18895 0, // GPRnopc_and_GPRnoip_and_hGPR:dsub_4 18896 0, // GPRnopc_and_GPRnoip_and_hGPR:dsub_5 18897 0, // GPRnopc_and_GPRnoip_and_hGPR:dsub_6 18898 0, // GPRnopc_and_GPRnoip_and_hGPR:dsub_7 18899 0, // GPRnopc_and_GPRnoip_and_hGPR:gsub_0 18900 0, // GPRnopc_and_GPRnoip_and_hGPR:gsub_1 18901 0, // GPRnopc_and_GPRnoip_and_hGPR:qqsub_0 18902 0, // GPRnopc_and_GPRnoip_and_hGPR:qqsub_1 18903 0, // GPRnopc_and_GPRnoip_and_hGPR:qsub_0 18904 0, // GPRnopc_and_GPRnoip_and_hGPR:qsub_1 18905 0, // GPRnopc_and_GPRnoip_and_hGPR:qsub_2 18906 0, // GPRnopc_and_GPRnoip_and_hGPR:qsub_3 18907 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_0 18908 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_1 18909 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_2 18910 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_3 18911 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_4 18912 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_5 18913 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_6 18914 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_7 18915 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_8 18916 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_9 18917 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_10 18918 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_11 18919 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_12 18920 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_13 18921 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_14 18922 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_15 18923 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5 18924 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18925 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7 18926 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18927 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5 18928 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18929 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18930 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18931 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18932 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18933 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9 18934 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18935 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18936 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_6_ssub_7_dsub_5 18937 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18938 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_6_ssub_7_dsub_5_dsub_7 18939 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9 18940 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18941 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_8_ssub_9_ssub_12_ssub_13 18942 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18943 0, // GPRnopc_and_GPRnoip_and_hGPR:dsub_5_dsub_7 18944 0, // GPRnopc_and_GPRnoip_and_hGPR:dsub_5_ssub_12_ssub_13_dsub_7 18945 0, // GPRnopc_and_GPRnoip_and_hGPR:dsub_5_ssub_12_ssub_13 18946 0, // GPRnopc_and_GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 18947 }, 18948 { // GPRnosp_and_GPRnoip_and_hGPR 18949 0, // GPRnosp_and_GPRnoip_and_hGPR:dsub_0 18950 0, // GPRnosp_and_GPRnoip_and_hGPR:dsub_1 18951 0, // GPRnosp_and_GPRnoip_and_hGPR:dsub_2 18952 0, // GPRnosp_and_GPRnoip_and_hGPR:dsub_3 18953 0, // GPRnosp_and_GPRnoip_and_hGPR:dsub_4 18954 0, // GPRnosp_and_GPRnoip_and_hGPR:dsub_5 18955 0, // GPRnosp_and_GPRnoip_and_hGPR:dsub_6 18956 0, // GPRnosp_and_GPRnoip_and_hGPR:dsub_7 18957 0, // GPRnosp_and_GPRnoip_and_hGPR:gsub_0 18958 0, // GPRnosp_and_GPRnoip_and_hGPR:gsub_1 18959 0, // GPRnosp_and_GPRnoip_and_hGPR:qqsub_0 18960 0, // GPRnosp_and_GPRnoip_and_hGPR:qqsub_1 18961 0, // GPRnosp_and_GPRnoip_and_hGPR:qsub_0 18962 0, // GPRnosp_and_GPRnoip_and_hGPR:qsub_1 18963 0, // GPRnosp_and_GPRnoip_and_hGPR:qsub_2 18964 0, // GPRnosp_and_GPRnoip_and_hGPR:qsub_3 18965 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_0 18966 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_1 18967 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_2 18968 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_3 18969 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_4 18970 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_5 18971 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_6 18972 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_7 18973 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_8 18974 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_9 18975 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_10 18976 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_11 18977 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_12 18978 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_13 18979 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_14 18980 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_15 18981 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5 18982 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 18983 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7 18984 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 18985 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5 18986 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 18987 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18988 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 18989 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 18990 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18991 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9 18992 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 18993 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 18994 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_6_ssub_7_dsub_5 18995 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 18996 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_6_ssub_7_dsub_5_dsub_7 18997 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9 18998 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 18999 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_8_ssub_9_ssub_12_ssub_13 19000 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19001 0, // GPRnosp_and_GPRnoip_and_hGPR:dsub_5_dsub_7 19002 0, // GPRnosp_and_GPRnoip_and_hGPR:dsub_5_ssub_12_ssub_13_dsub_7 19003 0, // GPRnosp_and_GPRnoip_and_hGPR:dsub_5_ssub_12_ssub_13 19004 0, // GPRnosp_and_GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19005 }, 19006 { // tcGPR 19007 0, // tcGPR:dsub_0 19008 0, // tcGPR:dsub_1 19009 0, // tcGPR:dsub_2 19010 0, // tcGPR:dsub_3 19011 0, // tcGPR:dsub_4 19012 0, // tcGPR:dsub_5 19013 0, // tcGPR:dsub_6 19014 0, // tcGPR:dsub_7 19015 0, // tcGPR:gsub_0 19016 0, // tcGPR:gsub_1 19017 0, // tcGPR:qqsub_0 19018 0, // tcGPR:qqsub_1 19019 0, // tcGPR:qsub_0 19020 0, // tcGPR:qsub_1 19021 0, // tcGPR:qsub_2 19022 0, // tcGPR:qsub_3 19023 0, // tcGPR:ssub_0 19024 0, // tcGPR:ssub_1 19025 0, // tcGPR:ssub_2 19026 0, // tcGPR:ssub_3 19027 0, // tcGPR:ssub_4 19028 0, // tcGPR:ssub_5 19029 0, // tcGPR:ssub_6 19030 0, // tcGPR:ssub_7 19031 0, // tcGPR:ssub_8 19032 0, // tcGPR:ssub_9 19033 0, // tcGPR:ssub_10 19034 0, // tcGPR:ssub_11 19035 0, // tcGPR:ssub_12 19036 0, // tcGPR:ssub_13 19037 0, // tcGPR:ssub_14 19038 0, // tcGPR:ssub_15 19039 0, // tcGPR:ssub_0_ssub_1_ssub_4_ssub_5 19040 0, // tcGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19041 0, // tcGPR:ssub_2_ssub_3_ssub_6_ssub_7 19042 0, // tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19043 0, // tcGPR:ssub_2_ssub_3_ssub_4_ssub_5 19044 0, // tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19045 0, // tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19046 0, // tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19047 0, // tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19048 0, // tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19049 0, // tcGPR:ssub_4_ssub_5_ssub_8_ssub_9 19050 0, // tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19051 0, // tcGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19052 0, // tcGPR:ssub_6_ssub_7_dsub_5 19053 0, // tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19054 0, // tcGPR:ssub_6_ssub_7_dsub_5_dsub_7 19055 0, // tcGPR:ssub_6_ssub_7_ssub_8_ssub_9 19056 0, // tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19057 0, // tcGPR:ssub_8_ssub_9_ssub_12_ssub_13 19058 0, // tcGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19059 0, // tcGPR:dsub_5_dsub_7 19060 0, // tcGPR:dsub_5_ssub_12_ssub_13_dsub_7 19061 0, // tcGPR:dsub_5_ssub_12_ssub_13 19062 0, // tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19063 }, 19064 { // GPRnoip_and_tcGPR 19065 0, // GPRnoip_and_tcGPR:dsub_0 19066 0, // GPRnoip_and_tcGPR:dsub_1 19067 0, // GPRnoip_and_tcGPR:dsub_2 19068 0, // GPRnoip_and_tcGPR:dsub_3 19069 0, // GPRnoip_and_tcGPR:dsub_4 19070 0, // GPRnoip_and_tcGPR:dsub_5 19071 0, // GPRnoip_and_tcGPR:dsub_6 19072 0, // GPRnoip_and_tcGPR:dsub_7 19073 0, // GPRnoip_and_tcGPR:gsub_0 19074 0, // GPRnoip_and_tcGPR:gsub_1 19075 0, // GPRnoip_and_tcGPR:qqsub_0 19076 0, // GPRnoip_and_tcGPR:qqsub_1 19077 0, // GPRnoip_and_tcGPR:qsub_0 19078 0, // GPRnoip_and_tcGPR:qsub_1 19079 0, // GPRnoip_and_tcGPR:qsub_2 19080 0, // GPRnoip_and_tcGPR:qsub_3 19081 0, // GPRnoip_and_tcGPR:ssub_0 19082 0, // GPRnoip_and_tcGPR:ssub_1 19083 0, // GPRnoip_and_tcGPR:ssub_2 19084 0, // GPRnoip_and_tcGPR:ssub_3 19085 0, // GPRnoip_and_tcGPR:ssub_4 19086 0, // GPRnoip_and_tcGPR:ssub_5 19087 0, // GPRnoip_and_tcGPR:ssub_6 19088 0, // GPRnoip_and_tcGPR:ssub_7 19089 0, // GPRnoip_and_tcGPR:ssub_8 19090 0, // GPRnoip_and_tcGPR:ssub_9 19091 0, // GPRnoip_and_tcGPR:ssub_10 19092 0, // GPRnoip_and_tcGPR:ssub_11 19093 0, // GPRnoip_and_tcGPR:ssub_12 19094 0, // GPRnoip_and_tcGPR:ssub_13 19095 0, // GPRnoip_and_tcGPR:ssub_14 19096 0, // GPRnoip_and_tcGPR:ssub_15 19097 0, // GPRnoip_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5 19098 0, // GPRnoip_and_tcGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19099 0, // GPRnoip_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7 19100 0, // GPRnoip_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19101 0, // GPRnoip_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5 19102 0, // GPRnoip_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19103 0, // GPRnoip_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19104 0, // GPRnoip_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19105 0, // GPRnoip_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19106 0, // GPRnoip_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19107 0, // GPRnoip_and_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9 19108 0, // GPRnoip_and_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19109 0, // GPRnoip_and_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19110 0, // GPRnoip_and_tcGPR:ssub_6_ssub_7_dsub_5 19111 0, // GPRnoip_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19112 0, // GPRnoip_and_tcGPR:ssub_6_ssub_7_dsub_5_dsub_7 19113 0, // GPRnoip_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9 19114 0, // GPRnoip_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19115 0, // GPRnoip_and_tcGPR:ssub_8_ssub_9_ssub_12_ssub_13 19116 0, // GPRnoip_and_tcGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19117 0, // GPRnoip_and_tcGPR:dsub_5_dsub_7 19118 0, // GPRnoip_and_tcGPR:dsub_5_ssub_12_ssub_13_dsub_7 19119 0, // GPRnoip_and_tcGPR:dsub_5_ssub_12_ssub_13 19120 0, // GPRnoip_and_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19121 }, 19122 { // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR 19123 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:dsub_0 19124 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:dsub_1 19125 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:dsub_2 19126 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:dsub_3 19127 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:dsub_4 19128 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:dsub_5 19129 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:dsub_6 19130 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:dsub_7 19131 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:gsub_0 19132 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:gsub_1 19133 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:qqsub_0 19134 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:qqsub_1 19135 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:qsub_0 19136 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:qsub_1 19137 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:qsub_2 19138 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:qsub_3 19139 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_0 19140 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_1 19141 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_2 19142 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_3 19143 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_4 19144 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_5 19145 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_6 19146 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_7 19147 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_8 19148 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_9 19149 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_10 19150 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_11 19151 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_12 19152 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_13 19153 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_14 19154 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_15 19155 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5 19156 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19157 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7 19158 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19159 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5 19160 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19161 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19162 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19163 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19164 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19165 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9 19166 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19167 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19168 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_6_ssub_7_dsub_5 19169 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19170 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_6_ssub_7_dsub_5_dsub_7 19171 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9 19172 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19173 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_8_ssub_9_ssub_12_ssub_13 19174 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19175 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:dsub_5_dsub_7 19176 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:dsub_5_ssub_12_ssub_13_dsub_7 19177 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:dsub_5_ssub_12_ssub_13 19178 0, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19179 }, 19180 { // hGPR_and_tGPREven 19181 0, // hGPR_and_tGPREven:dsub_0 19182 0, // hGPR_and_tGPREven:dsub_1 19183 0, // hGPR_and_tGPREven:dsub_2 19184 0, // hGPR_and_tGPREven:dsub_3 19185 0, // hGPR_and_tGPREven:dsub_4 19186 0, // hGPR_and_tGPREven:dsub_5 19187 0, // hGPR_and_tGPREven:dsub_6 19188 0, // hGPR_and_tGPREven:dsub_7 19189 0, // hGPR_and_tGPREven:gsub_0 19190 0, // hGPR_and_tGPREven:gsub_1 19191 0, // hGPR_and_tGPREven:qqsub_0 19192 0, // hGPR_and_tGPREven:qqsub_1 19193 0, // hGPR_and_tGPREven:qsub_0 19194 0, // hGPR_and_tGPREven:qsub_1 19195 0, // hGPR_and_tGPREven:qsub_2 19196 0, // hGPR_and_tGPREven:qsub_3 19197 0, // hGPR_and_tGPREven:ssub_0 19198 0, // hGPR_and_tGPREven:ssub_1 19199 0, // hGPR_and_tGPREven:ssub_2 19200 0, // hGPR_and_tGPREven:ssub_3 19201 0, // hGPR_and_tGPREven:ssub_4 19202 0, // hGPR_and_tGPREven:ssub_5 19203 0, // hGPR_and_tGPREven:ssub_6 19204 0, // hGPR_and_tGPREven:ssub_7 19205 0, // hGPR_and_tGPREven:ssub_8 19206 0, // hGPR_and_tGPREven:ssub_9 19207 0, // hGPR_and_tGPREven:ssub_10 19208 0, // hGPR_and_tGPREven:ssub_11 19209 0, // hGPR_and_tGPREven:ssub_12 19210 0, // hGPR_and_tGPREven:ssub_13 19211 0, // hGPR_and_tGPREven:ssub_14 19212 0, // hGPR_and_tGPREven:ssub_15 19213 0, // hGPR_and_tGPREven:ssub_0_ssub_1_ssub_4_ssub_5 19214 0, // hGPR_and_tGPREven:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19215 0, // hGPR_and_tGPREven:ssub_2_ssub_3_ssub_6_ssub_7 19216 0, // hGPR_and_tGPREven:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19217 0, // hGPR_and_tGPREven:ssub_2_ssub_3_ssub_4_ssub_5 19218 0, // hGPR_and_tGPREven:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19219 0, // hGPR_and_tGPREven:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19220 0, // hGPR_and_tGPREven:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19221 0, // hGPR_and_tGPREven:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19222 0, // hGPR_and_tGPREven:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19223 0, // hGPR_and_tGPREven:ssub_4_ssub_5_ssub_8_ssub_9 19224 0, // hGPR_and_tGPREven:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19225 0, // hGPR_and_tGPREven:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19226 0, // hGPR_and_tGPREven:ssub_6_ssub_7_dsub_5 19227 0, // hGPR_and_tGPREven:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19228 0, // hGPR_and_tGPREven:ssub_6_ssub_7_dsub_5_dsub_7 19229 0, // hGPR_and_tGPREven:ssub_6_ssub_7_ssub_8_ssub_9 19230 0, // hGPR_and_tGPREven:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19231 0, // hGPR_and_tGPREven:ssub_8_ssub_9_ssub_12_ssub_13 19232 0, // hGPR_and_tGPREven:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19233 0, // hGPR_and_tGPREven:dsub_5_dsub_7 19234 0, // hGPR_and_tGPREven:dsub_5_ssub_12_ssub_13_dsub_7 19235 0, // hGPR_and_tGPREven:dsub_5_ssub_12_ssub_13 19236 0, // hGPR_and_tGPREven:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19237 }, 19238 { // tGPR_and_tGPREven 19239 0, // tGPR_and_tGPREven:dsub_0 19240 0, // tGPR_and_tGPREven:dsub_1 19241 0, // tGPR_and_tGPREven:dsub_2 19242 0, // tGPR_and_tGPREven:dsub_3 19243 0, // tGPR_and_tGPREven:dsub_4 19244 0, // tGPR_and_tGPREven:dsub_5 19245 0, // tGPR_and_tGPREven:dsub_6 19246 0, // tGPR_and_tGPREven:dsub_7 19247 0, // tGPR_and_tGPREven:gsub_0 19248 0, // tGPR_and_tGPREven:gsub_1 19249 0, // tGPR_and_tGPREven:qqsub_0 19250 0, // tGPR_and_tGPREven:qqsub_1 19251 0, // tGPR_and_tGPREven:qsub_0 19252 0, // tGPR_and_tGPREven:qsub_1 19253 0, // tGPR_and_tGPREven:qsub_2 19254 0, // tGPR_and_tGPREven:qsub_3 19255 0, // tGPR_and_tGPREven:ssub_0 19256 0, // tGPR_and_tGPREven:ssub_1 19257 0, // tGPR_and_tGPREven:ssub_2 19258 0, // tGPR_and_tGPREven:ssub_3 19259 0, // tGPR_and_tGPREven:ssub_4 19260 0, // tGPR_and_tGPREven:ssub_5 19261 0, // tGPR_and_tGPREven:ssub_6 19262 0, // tGPR_and_tGPREven:ssub_7 19263 0, // tGPR_and_tGPREven:ssub_8 19264 0, // tGPR_and_tGPREven:ssub_9 19265 0, // tGPR_and_tGPREven:ssub_10 19266 0, // tGPR_and_tGPREven:ssub_11 19267 0, // tGPR_and_tGPREven:ssub_12 19268 0, // tGPR_and_tGPREven:ssub_13 19269 0, // tGPR_and_tGPREven:ssub_14 19270 0, // tGPR_and_tGPREven:ssub_15 19271 0, // tGPR_and_tGPREven:ssub_0_ssub_1_ssub_4_ssub_5 19272 0, // tGPR_and_tGPREven:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19273 0, // tGPR_and_tGPREven:ssub_2_ssub_3_ssub_6_ssub_7 19274 0, // tGPR_and_tGPREven:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19275 0, // tGPR_and_tGPREven:ssub_2_ssub_3_ssub_4_ssub_5 19276 0, // tGPR_and_tGPREven:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19277 0, // tGPR_and_tGPREven:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19278 0, // tGPR_and_tGPREven:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19279 0, // tGPR_and_tGPREven:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19280 0, // tGPR_and_tGPREven:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19281 0, // tGPR_and_tGPREven:ssub_4_ssub_5_ssub_8_ssub_9 19282 0, // tGPR_and_tGPREven:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19283 0, // tGPR_and_tGPREven:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19284 0, // tGPR_and_tGPREven:ssub_6_ssub_7_dsub_5 19285 0, // tGPR_and_tGPREven:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19286 0, // tGPR_and_tGPREven:ssub_6_ssub_7_dsub_5_dsub_7 19287 0, // tGPR_and_tGPREven:ssub_6_ssub_7_ssub_8_ssub_9 19288 0, // tGPR_and_tGPREven:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19289 0, // tGPR_and_tGPREven:ssub_8_ssub_9_ssub_12_ssub_13 19290 0, // tGPR_and_tGPREven:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19291 0, // tGPR_and_tGPREven:dsub_5_dsub_7 19292 0, // tGPR_and_tGPREven:dsub_5_ssub_12_ssub_13_dsub_7 19293 0, // tGPR_and_tGPREven:dsub_5_ssub_12_ssub_13 19294 0, // tGPR_and_tGPREven:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19295 }, 19296 { // tGPR_and_tGPROdd 19297 0, // tGPR_and_tGPROdd:dsub_0 19298 0, // tGPR_and_tGPROdd:dsub_1 19299 0, // tGPR_and_tGPROdd:dsub_2 19300 0, // tGPR_and_tGPROdd:dsub_3 19301 0, // tGPR_and_tGPROdd:dsub_4 19302 0, // tGPR_and_tGPROdd:dsub_5 19303 0, // tGPR_and_tGPROdd:dsub_6 19304 0, // tGPR_and_tGPROdd:dsub_7 19305 0, // tGPR_and_tGPROdd:gsub_0 19306 0, // tGPR_and_tGPROdd:gsub_1 19307 0, // tGPR_and_tGPROdd:qqsub_0 19308 0, // tGPR_and_tGPROdd:qqsub_1 19309 0, // tGPR_and_tGPROdd:qsub_0 19310 0, // tGPR_and_tGPROdd:qsub_1 19311 0, // tGPR_and_tGPROdd:qsub_2 19312 0, // tGPR_and_tGPROdd:qsub_3 19313 0, // tGPR_and_tGPROdd:ssub_0 19314 0, // tGPR_and_tGPROdd:ssub_1 19315 0, // tGPR_and_tGPROdd:ssub_2 19316 0, // tGPR_and_tGPROdd:ssub_3 19317 0, // tGPR_and_tGPROdd:ssub_4 19318 0, // tGPR_and_tGPROdd:ssub_5 19319 0, // tGPR_and_tGPROdd:ssub_6 19320 0, // tGPR_and_tGPROdd:ssub_7 19321 0, // tGPR_and_tGPROdd:ssub_8 19322 0, // tGPR_and_tGPROdd:ssub_9 19323 0, // tGPR_and_tGPROdd:ssub_10 19324 0, // tGPR_and_tGPROdd:ssub_11 19325 0, // tGPR_and_tGPROdd:ssub_12 19326 0, // tGPR_and_tGPROdd:ssub_13 19327 0, // tGPR_and_tGPROdd:ssub_14 19328 0, // tGPR_and_tGPROdd:ssub_15 19329 0, // tGPR_and_tGPROdd:ssub_0_ssub_1_ssub_4_ssub_5 19330 0, // tGPR_and_tGPROdd:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19331 0, // tGPR_and_tGPROdd:ssub_2_ssub_3_ssub_6_ssub_7 19332 0, // tGPR_and_tGPROdd:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19333 0, // tGPR_and_tGPROdd:ssub_2_ssub_3_ssub_4_ssub_5 19334 0, // tGPR_and_tGPROdd:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19335 0, // tGPR_and_tGPROdd:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19336 0, // tGPR_and_tGPROdd:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19337 0, // tGPR_and_tGPROdd:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19338 0, // tGPR_and_tGPROdd:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19339 0, // tGPR_and_tGPROdd:ssub_4_ssub_5_ssub_8_ssub_9 19340 0, // tGPR_and_tGPROdd:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19341 0, // tGPR_and_tGPROdd:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19342 0, // tGPR_and_tGPROdd:ssub_6_ssub_7_dsub_5 19343 0, // tGPR_and_tGPROdd:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19344 0, // tGPR_and_tGPROdd:ssub_6_ssub_7_dsub_5_dsub_7 19345 0, // tGPR_and_tGPROdd:ssub_6_ssub_7_ssub_8_ssub_9 19346 0, // tGPR_and_tGPROdd:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19347 0, // tGPR_and_tGPROdd:ssub_8_ssub_9_ssub_12_ssub_13 19348 0, // tGPR_and_tGPROdd:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19349 0, // tGPR_and_tGPROdd:dsub_5_dsub_7 19350 0, // tGPR_and_tGPROdd:dsub_5_ssub_12_ssub_13_dsub_7 19351 0, // tGPR_and_tGPROdd:dsub_5_ssub_12_ssub_13 19352 0, // tGPR_and_tGPROdd:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19353 }, 19354 { // tGPREven_and_tcGPR 19355 0, // tGPREven_and_tcGPR:dsub_0 19356 0, // tGPREven_and_tcGPR:dsub_1 19357 0, // tGPREven_and_tcGPR:dsub_2 19358 0, // tGPREven_and_tcGPR:dsub_3 19359 0, // tGPREven_and_tcGPR:dsub_4 19360 0, // tGPREven_and_tcGPR:dsub_5 19361 0, // tGPREven_and_tcGPR:dsub_6 19362 0, // tGPREven_and_tcGPR:dsub_7 19363 0, // tGPREven_and_tcGPR:gsub_0 19364 0, // tGPREven_and_tcGPR:gsub_1 19365 0, // tGPREven_and_tcGPR:qqsub_0 19366 0, // tGPREven_and_tcGPR:qqsub_1 19367 0, // tGPREven_and_tcGPR:qsub_0 19368 0, // tGPREven_and_tcGPR:qsub_1 19369 0, // tGPREven_and_tcGPR:qsub_2 19370 0, // tGPREven_and_tcGPR:qsub_3 19371 0, // tGPREven_and_tcGPR:ssub_0 19372 0, // tGPREven_and_tcGPR:ssub_1 19373 0, // tGPREven_and_tcGPR:ssub_2 19374 0, // tGPREven_and_tcGPR:ssub_3 19375 0, // tGPREven_and_tcGPR:ssub_4 19376 0, // tGPREven_and_tcGPR:ssub_5 19377 0, // tGPREven_and_tcGPR:ssub_6 19378 0, // tGPREven_and_tcGPR:ssub_7 19379 0, // tGPREven_and_tcGPR:ssub_8 19380 0, // tGPREven_and_tcGPR:ssub_9 19381 0, // tGPREven_and_tcGPR:ssub_10 19382 0, // tGPREven_and_tcGPR:ssub_11 19383 0, // tGPREven_and_tcGPR:ssub_12 19384 0, // tGPREven_and_tcGPR:ssub_13 19385 0, // tGPREven_and_tcGPR:ssub_14 19386 0, // tGPREven_and_tcGPR:ssub_15 19387 0, // tGPREven_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5 19388 0, // tGPREven_and_tcGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19389 0, // tGPREven_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7 19390 0, // tGPREven_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19391 0, // tGPREven_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5 19392 0, // tGPREven_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19393 0, // tGPREven_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19394 0, // tGPREven_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19395 0, // tGPREven_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19396 0, // tGPREven_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19397 0, // tGPREven_and_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9 19398 0, // tGPREven_and_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19399 0, // tGPREven_and_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19400 0, // tGPREven_and_tcGPR:ssub_6_ssub_7_dsub_5 19401 0, // tGPREven_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19402 0, // tGPREven_and_tcGPR:ssub_6_ssub_7_dsub_5_dsub_7 19403 0, // tGPREven_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9 19404 0, // tGPREven_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19405 0, // tGPREven_and_tcGPR:ssub_8_ssub_9_ssub_12_ssub_13 19406 0, // tGPREven_and_tcGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19407 0, // tGPREven_and_tcGPR:dsub_5_dsub_7 19408 0, // tGPREven_and_tcGPR:dsub_5_ssub_12_ssub_13_dsub_7 19409 0, // tGPREven_and_tcGPR:dsub_5_ssub_12_ssub_13 19410 0, // tGPREven_and_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19411 }, 19412 { // hGPR_and_GPRnoip_and_tGPREven 19413 0, // hGPR_and_GPRnoip_and_tGPREven:dsub_0 19414 0, // hGPR_and_GPRnoip_and_tGPREven:dsub_1 19415 0, // hGPR_and_GPRnoip_and_tGPREven:dsub_2 19416 0, // hGPR_and_GPRnoip_and_tGPREven:dsub_3 19417 0, // hGPR_and_GPRnoip_and_tGPREven:dsub_4 19418 0, // hGPR_and_GPRnoip_and_tGPREven:dsub_5 19419 0, // hGPR_and_GPRnoip_and_tGPREven:dsub_6 19420 0, // hGPR_and_GPRnoip_and_tGPREven:dsub_7 19421 0, // hGPR_and_GPRnoip_and_tGPREven:gsub_0 19422 0, // hGPR_and_GPRnoip_and_tGPREven:gsub_1 19423 0, // hGPR_and_GPRnoip_and_tGPREven:qqsub_0 19424 0, // hGPR_and_GPRnoip_and_tGPREven:qqsub_1 19425 0, // hGPR_and_GPRnoip_and_tGPREven:qsub_0 19426 0, // hGPR_and_GPRnoip_and_tGPREven:qsub_1 19427 0, // hGPR_and_GPRnoip_and_tGPREven:qsub_2 19428 0, // hGPR_and_GPRnoip_and_tGPREven:qsub_3 19429 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_0 19430 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_1 19431 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_2 19432 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_3 19433 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_4 19434 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_5 19435 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_6 19436 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_7 19437 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_8 19438 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_9 19439 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_10 19440 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_11 19441 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_12 19442 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_13 19443 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_14 19444 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_15 19445 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_0_ssub_1_ssub_4_ssub_5 19446 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19447 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_2_ssub_3_ssub_6_ssub_7 19448 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19449 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_2_ssub_3_ssub_4_ssub_5 19450 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19451 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19452 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19453 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19454 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19455 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_4_ssub_5_ssub_8_ssub_9 19456 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19457 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19458 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_6_ssub_7_dsub_5 19459 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19460 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_6_ssub_7_dsub_5_dsub_7 19461 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_6_ssub_7_ssub_8_ssub_9 19462 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19463 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_8_ssub_9_ssub_12_ssub_13 19464 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19465 0, // hGPR_and_GPRnoip_and_tGPREven:dsub_5_dsub_7 19466 0, // hGPR_and_GPRnoip_and_tGPREven:dsub_5_ssub_12_ssub_13_dsub_7 19467 0, // hGPR_and_GPRnoip_and_tGPREven:dsub_5_ssub_12_ssub_13 19468 0, // hGPR_and_GPRnoip_and_tGPREven:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19469 }, 19470 { // hGPR_and_tGPROdd 19471 0, // hGPR_and_tGPROdd:dsub_0 19472 0, // hGPR_and_tGPROdd:dsub_1 19473 0, // hGPR_and_tGPROdd:dsub_2 19474 0, // hGPR_and_tGPROdd:dsub_3 19475 0, // hGPR_and_tGPROdd:dsub_4 19476 0, // hGPR_and_tGPROdd:dsub_5 19477 0, // hGPR_and_tGPROdd:dsub_6 19478 0, // hGPR_and_tGPROdd:dsub_7 19479 0, // hGPR_and_tGPROdd:gsub_0 19480 0, // hGPR_and_tGPROdd:gsub_1 19481 0, // hGPR_and_tGPROdd:qqsub_0 19482 0, // hGPR_and_tGPROdd:qqsub_1 19483 0, // hGPR_and_tGPROdd:qsub_0 19484 0, // hGPR_and_tGPROdd:qsub_1 19485 0, // hGPR_and_tGPROdd:qsub_2 19486 0, // hGPR_and_tGPROdd:qsub_3 19487 0, // hGPR_and_tGPROdd:ssub_0 19488 0, // hGPR_and_tGPROdd:ssub_1 19489 0, // hGPR_and_tGPROdd:ssub_2 19490 0, // hGPR_and_tGPROdd:ssub_3 19491 0, // hGPR_and_tGPROdd:ssub_4 19492 0, // hGPR_and_tGPROdd:ssub_5 19493 0, // hGPR_and_tGPROdd:ssub_6 19494 0, // hGPR_and_tGPROdd:ssub_7 19495 0, // hGPR_and_tGPROdd:ssub_8 19496 0, // hGPR_and_tGPROdd:ssub_9 19497 0, // hGPR_and_tGPROdd:ssub_10 19498 0, // hGPR_and_tGPROdd:ssub_11 19499 0, // hGPR_and_tGPROdd:ssub_12 19500 0, // hGPR_and_tGPROdd:ssub_13 19501 0, // hGPR_and_tGPROdd:ssub_14 19502 0, // hGPR_and_tGPROdd:ssub_15 19503 0, // hGPR_and_tGPROdd:ssub_0_ssub_1_ssub_4_ssub_5 19504 0, // hGPR_and_tGPROdd:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19505 0, // hGPR_and_tGPROdd:ssub_2_ssub_3_ssub_6_ssub_7 19506 0, // hGPR_and_tGPROdd:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19507 0, // hGPR_and_tGPROdd:ssub_2_ssub_3_ssub_4_ssub_5 19508 0, // hGPR_and_tGPROdd:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19509 0, // hGPR_and_tGPROdd:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19510 0, // hGPR_and_tGPROdd:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19511 0, // hGPR_and_tGPROdd:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19512 0, // hGPR_and_tGPROdd:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19513 0, // hGPR_and_tGPROdd:ssub_4_ssub_5_ssub_8_ssub_9 19514 0, // hGPR_and_tGPROdd:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19515 0, // hGPR_and_tGPROdd:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19516 0, // hGPR_and_tGPROdd:ssub_6_ssub_7_dsub_5 19517 0, // hGPR_and_tGPROdd:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19518 0, // hGPR_and_tGPROdd:ssub_6_ssub_7_dsub_5_dsub_7 19519 0, // hGPR_and_tGPROdd:ssub_6_ssub_7_ssub_8_ssub_9 19520 0, // hGPR_and_tGPROdd:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19521 0, // hGPR_and_tGPROdd:ssub_8_ssub_9_ssub_12_ssub_13 19522 0, // hGPR_and_tGPROdd:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19523 0, // hGPR_and_tGPROdd:dsub_5_dsub_7 19524 0, // hGPR_and_tGPROdd:dsub_5_ssub_12_ssub_13_dsub_7 19525 0, // hGPR_and_tGPROdd:dsub_5_ssub_12_ssub_13 19526 0, // hGPR_and_tGPROdd:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19527 }, 19528 { // tGPREven_and_GPRnoip_and_tcGPR 19529 0, // tGPREven_and_GPRnoip_and_tcGPR:dsub_0 19530 0, // tGPREven_and_GPRnoip_and_tcGPR:dsub_1 19531 0, // tGPREven_and_GPRnoip_and_tcGPR:dsub_2 19532 0, // tGPREven_and_GPRnoip_and_tcGPR:dsub_3 19533 0, // tGPREven_and_GPRnoip_and_tcGPR:dsub_4 19534 0, // tGPREven_and_GPRnoip_and_tcGPR:dsub_5 19535 0, // tGPREven_and_GPRnoip_and_tcGPR:dsub_6 19536 0, // tGPREven_and_GPRnoip_and_tcGPR:dsub_7 19537 0, // tGPREven_and_GPRnoip_and_tcGPR:gsub_0 19538 0, // tGPREven_and_GPRnoip_and_tcGPR:gsub_1 19539 0, // tGPREven_and_GPRnoip_and_tcGPR:qqsub_0 19540 0, // tGPREven_and_GPRnoip_and_tcGPR:qqsub_1 19541 0, // tGPREven_and_GPRnoip_and_tcGPR:qsub_0 19542 0, // tGPREven_and_GPRnoip_and_tcGPR:qsub_1 19543 0, // tGPREven_and_GPRnoip_and_tcGPR:qsub_2 19544 0, // tGPREven_and_GPRnoip_and_tcGPR:qsub_3 19545 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_0 19546 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_1 19547 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_2 19548 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_3 19549 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_4 19550 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_5 19551 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_6 19552 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_7 19553 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_8 19554 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_9 19555 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_10 19556 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_11 19557 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_12 19558 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_13 19559 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_14 19560 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_15 19561 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5 19562 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19563 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7 19564 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19565 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5 19566 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19567 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19568 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19569 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19570 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19571 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9 19572 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19573 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19574 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_6_ssub_7_dsub_5 19575 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19576 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_6_ssub_7_dsub_5_dsub_7 19577 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9 19578 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19579 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_8_ssub_9_ssub_12_ssub_13 19580 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19581 0, // tGPREven_and_GPRnoip_and_tcGPR:dsub_5_dsub_7 19582 0, // tGPREven_and_GPRnoip_and_tcGPR:dsub_5_ssub_12_ssub_13_dsub_7 19583 0, // tGPREven_and_GPRnoip_and_tcGPR:dsub_5_ssub_12_ssub_13 19584 0, // tGPREven_and_GPRnoip_and_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19585 }, 19586 { // tGPROdd_and_tcGPR 19587 0, // tGPROdd_and_tcGPR:dsub_0 19588 0, // tGPROdd_and_tcGPR:dsub_1 19589 0, // tGPROdd_and_tcGPR:dsub_2 19590 0, // tGPROdd_and_tcGPR:dsub_3 19591 0, // tGPROdd_and_tcGPR:dsub_4 19592 0, // tGPROdd_and_tcGPR:dsub_5 19593 0, // tGPROdd_and_tcGPR:dsub_6 19594 0, // tGPROdd_and_tcGPR:dsub_7 19595 0, // tGPROdd_and_tcGPR:gsub_0 19596 0, // tGPROdd_and_tcGPR:gsub_1 19597 0, // tGPROdd_and_tcGPR:qqsub_0 19598 0, // tGPROdd_and_tcGPR:qqsub_1 19599 0, // tGPROdd_and_tcGPR:qsub_0 19600 0, // tGPROdd_and_tcGPR:qsub_1 19601 0, // tGPROdd_and_tcGPR:qsub_2 19602 0, // tGPROdd_and_tcGPR:qsub_3 19603 0, // tGPROdd_and_tcGPR:ssub_0 19604 0, // tGPROdd_and_tcGPR:ssub_1 19605 0, // tGPROdd_and_tcGPR:ssub_2 19606 0, // tGPROdd_and_tcGPR:ssub_3 19607 0, // tGPROdd_and_tcGPR:ssub_4 19608 0, // tGPROdd_and_tcGPR:ssub_5 19609 0, // tGPROdd_and_tcGPR:ssub_6 19610 0, // tGPROdd_and_tcGPR:ssub_7 19611 0, // tGPROdd_and_tcGPR:ssub_8 19612 0, // tGPROdd_and_tcGPR:ssub_9 19613 0, // tGPROdd_and_tcGPR:ssub_10 19614 0, // tGPROdd_and_tcGPR:ssub_11 19615 0, // tGPROdd_and_tcGPR:ssub_12 19616 0, // tGPROdd_and_tcGPR:ssub_13 19617 0, // tGPROdd_and_tcGPR:ssub_14 19618 0, // tGPROdd_and_tcGPR:ssub_15 19619 0, // tGPROdd_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5 19620 0, // tGPROdd_and_tcGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19621 0, // tGPROdd_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7 19622 0, // tGPROdd_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19623 0, // tGPROdd_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5 19624 0, // tGPROdd_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19625 0, // tGPROdd_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19626 0, // tGPROdd_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19627 0, // tGPROdd_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19628 0, // tGPROdd_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19629 0, // tGPROdd_and_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9 19630 0, // tGPROdd_and_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19631 0, // tGPROdd_and_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19632 0, // tGPROdd_and_tcGPR:ssub_6_ssub_7_dsub_5 19633 0, // tGPROdd_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19634 0, // tGPROdd_and_tcGPR:ssub_6_ssub_7_dsub_5_dsub_7 19635 0, // tGPROdd_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9 19636 0, // tGPROdd_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19637 0, // tGPROdd_and_tcGPR:ssub_8_ssub_9_ssub_12_ssub_13 19638 0, // tGPROdd_and_tcGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19639 0, // tGPROdd_and_tcGPR:dsub_5_dsub_7 19640 0, // tGPROdd_and_tcGPR:dsub_5_ssub_12_ssub_13_dsub_7 19641 0, // tGPROdd_and_tcGPR:dsub_5_ssub_12_ssub_13 19642 0, // tGPROdd_and_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19643 }, 19644 { // CCR 19645 0, // CCR:dsub_0 19646 0, // CCR:dsub_1 19647 0, // CCR:dsub_2 19648 0, // CCR:dsub_3 19649 0, // CCR:dsub_4 19650 0, // CCR:dsub_5 19651 0, // CCR:dsub_6 19652 0, // CCR:dsub_7 19653 0, // CCR:gsub_0 19654 0, // CCR:gsub_1 19655 0, // CCR:qqsub_0 19656 0, // CCR:qqsub_1 19657 0, // CCR:qsub_0 19658 0, // CCR:qsub_1 19659 0, // CCR:qsub_2 19660 0, // CCR:qsub_3 19661 0, // CCR:ssub_0 19662 0, // CCR:ssub_1 19663 0, // CCR:ssub_2 19664 0, // CCR:ssub_3 19665 0, // CCR:ssub_4 19666 0, // CCR:ssub_5 19667 0, // CCR:ssub_6 19668 0, // CCR:ssub_7 19669 0, // CCR:ssub_8 19670 0, // CCR:ssub_9 19671 0, // CCR:ssub_10 19672 0, // CCR:ssub_11 19673 0, // CCR:ssub_12 19674 0, // CCR:ssub_13 19675 0, // CCR:ssub_14 19676 0, // CCR:ssub_15 19677 0, // CCR:ssub_0_ssub_1_ssub_4_ssub_5 19678 0, // CCR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19679 0, // CCR:ssub_2_ssub_3_ssub_6_ssub_7 19680 0, // CCR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19681 0, // CCR:ssub_2_ssub_3_ssub_4_ssub_5 19682 0, // CCR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19683 0, // CCR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19684 0, // CCR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19685 0, // CCR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19686 0, // CCR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19687 0, // CCR:ssub_4_ssub_5_ssub_8_ssub_9 19688 0, // CCR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19689 0, // CCR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19690 0, // CCR:ssub_6_ssub_7_dsub_5 19691 0, // CCR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19692 0, // CCR:ssub_6_ssub_7_dsub_5_dsub_7 19693 0, // CCR:ssub_6_ssub_7_ssub_8_ssub_9 19694 0, // CCR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19695 0, // CCR:ssub_8_ssub_9_ssub_12_ssub_13 19696 0, // CCR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19697 0, // CCR:dsub_5_dsub_7 19698 0, // CCR:dsub_5_ssub_12_ssub_13_dsub_7 19699 0, // CCR:dsub_5_ssub_12_ssub_13 19700 0, // CCR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19701 }, 19702 { // FPCXTRegs 19703 0, // FPCXTRegs:dsub_0 19704 0, // FPCXTRegs:dsub_1 19705 0, // FPCXTRegs:dsub_2 19706 0, // FPCXTRegs:dsub_3 19707 0, // FPCXTRegs:dsub_4 19708 0, // FPCXTRegs:dsub_5 19709 0, // FPCXTRegs:dsub_6 19710 0, // FPCXTRegs:dsub_7 19711 0, // FPCXTRegs:gsub_0 19712 0, // FPCXTRegs:gsub_1 19713 0, // FPCXTRegs:qqsub_0 19714 0, // FPCXTRegs:qqsub_1 19715 0, // FPCXTRegs:qsub_0 19716 0, // FPCXTRegs:qsub_1 19717 0, // FPCXTRegs:qsub_2 19718 0, // FPCXTRegs:qsub_3 19719 0, // FPCXTRegs:ssub_0 19720 0, // FPCXTRegs:ssub_1 19721 0, // FPCXTRegs:ssub_2 19722 0, // FPCXTRegs:ssub_3 19723 0, // FPCXTRegs:ssub_4 19724 0, // FPCXTRegs:ssub_5 19725 0, // FPCXTRegs:ssub_6 19726 0, // FPCXTRegs:ssub_7 19727 0, // FPCXTRegs:ssub_8 19728 0, // FPCXTRegs:ssub_9 19729 0, // FPCXTRegs:ssub_10 19730 0, // FPCXTRegs:ssub_11 19731 0, // FPCXTRegs:ssub_12 19732 0, // FPCXTRegs:ssub_13 19733 0, // FPCXTRegs:ssub_14 19734 0, // FPCXTRegs:ssub_15 19735 0, // FPCXTRegs:ssub_0_ssub_1_ssub_4_ssub_5 19736 0, // FPCXTRegs:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19737 0, // FPCXTRegs:ssub_2_ssub_3_ssub_6_ssub_7 19738 0, // FPCXTRegs:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19739 0, // FPCXTRegs:ssub_2_ssub_3_ssub_4_ssub_5 19740 0, // FPCXTRegs:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19741 0, // FPCXTRegs:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19742 0, // FPCXTRegs:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19743 0, // FPCXTRegs:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19744 0, // FPCXTRegs:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19745 0, // FPCXTRegs:ssub_4_ssub_5_ssub_8_ssub_9 19746 0, // FPCXTRegs:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19747 0, // FPCXTRegs:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19748 0, // FPCXTRegs:ssub_6_ssub_7_dsub_5 19749 0, // FPCXTRegs:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19750 0, // FPCXTRegs:ssub_6_ssub_7_dsub_5_dsub_7 19751 0, // FPCXTRegs:ssub_6_ssub_7_ssub_8_ssub_9 19752 0, // FPCXTRegs:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19753 0, // FPCXTRegs:ssub_8_ssub_9_ssub_12_ssub_13 19754 0, // FPCXTRegs:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19755 0, // FPCXTRegs:dsub_5_dsub_7 19756 0, // FPCXTRegs:dsub_5_ssub_12_ssub_13_dsub_7 19757 0, // FPCXTRegs:dsub_5_ssub_12_ssub_13 19758 0, // FPCXTRegs:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19759 }, 19760 { // GPRlr 19761 0, // GPRlr:dsub_0 19762 0, // GPRlr:dsub_1 19763 0, // GPRlr:dsub_2 19764 0, // GPRlr:dsub_3 19765 0, // GPRlr:dsub_4 19766 0, // GPRlr:dsub_5 19767 0, // GPRlr:dsub_6 19768 0, // GPRlr:dsub_7 19769 0, // GPRlr:gsub_0 19770 0, // GPRlr:gsub_1 19771 0, // GPRlr:qqsub_0 19772 0, // GPRlr:qqsub_1 19773 0, // GPRlr:qsub_0 19774 0, // GPRlr:qsub_1 19775 0, // GPRlr:qsub_2 19776 0, // GPRlr:qsub_3 19777 0, // GPRlr:ssub_0 19778 0, // GPRlr:ssub_1 19779 0, // GPRlr:ssub_2 19780 0, // GPRlr:ssub_3 19781 0, // GPRlr:ssub_4 19782 0, // GPRlr:ssub_5 19783 0, // GPRlr:ssub_6 19784 0, // GPRlr:ssub_7 19785 0, // GPRlr:ssub_8 19786 0, // GPRlr:ssub_9 19787 0, // GPRlr:ssub_10 19788 0, // GPRlr:ssub_11 19789 0, // GPRlr:ssub_12 19790 0, // GPRlr:ssub_13 19791 0, // GPRlr:ssub_14 19792 0, // GPRlr:ssub_15 19793 0, // GPRlr:ssub_0_ssub_1_ssub_4_ssub_5 19794 0, // GPRlr:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19795 0, // GPRlr:ssub_2_ssub_3_ssub_6_ssub_7 19796 0, // GPRlr:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19797 0, // GPRlr:ssub_2_ssub_3_ssub_4_ssub_5 19798 0, // GPRlr:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19799 0, // GPRlr:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19800 0, // GPRlr:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19801 0, // GPRlr:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19802 0, // GPRlr:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19803 0, // GPRlr:ssub_4_ssub_5_ssub_8_ssub_9 19804 0, // GPRlr:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19805 0, // GPRlr:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19806 0, // GPRlr:ssub_6_ssub_7_dsub_5 19807 0, // GPRlr:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19808 0, // GPRlr:ssub_6_ssub_7_dsub_5_dsub_7 19809 0, // GPRlr:ssub_6_ssub_7_ssub_8_ssub_9 19810 0, // GPRlr:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19811 0, // GPRlr:ssub_8_ssub_9_ssub_12_ssub_13 19812 0, // GPRlr:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19813 0, // GPRlr:dsub_5_dsub_7 19814 0, // GPRlr:dsub_5_ssub_12_ssub_13_dsub_7 19815 0, // GPRlr:dsub_5_ssub_12_ssub_13 19816 0, // GPRlr:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19817 }, 19818 { // GPRsp 19819 0, // GPRsp:dsub_0 19820 0, // GPRsp:dsub_1 19821 0, // GPRsp:dsub_2 19822 0, // GPRsp:dsub_3 19823 0, // GPRsp:dsub_4 19824 0, // GPRsp:dsub_5 19825 0, // GPRsp:dsub_6 19826 0, // GPRsp:dsub_7 19827 0, // GPRsp:gsub_0 19828 0, // GPRsp:gsub_1 19829 0, // GPRsp:qqsub_0 19830 0, // GPRsp:qqsub_1 19831 0, // GPRsp:qsub_0 19832 0, // GPRsp:qsub_1 19833 0, // GPRsp:qsub_2 19834 0, // GPRsp:qsub_3 19835 0, // GPRsp:ssub_0 19836 0, // GPRsp:ssub_1 19837 0, // GPRsp:ssub_2 19838 0, // GPRsp:ssub_3 19839 0, // GPRsp:ssub_4 19840 0, // GPRsp:ssub_5 19841 0, // GPRsp:ssub_6 19842 0, // GPRsp:ssub_7 19843 0, // GPRsp:ssub_8 19844 0, // GPRsp:ssub_9 19845 0, // GPRsp:ssub_10 19846 0, // GPRsp:ssub_11 19847 0, // GPRsp:ssub_12 19848 0, // GPRsp:ssub_13 19849 0, // GPRsp:ssub_14 19850 0, // GPRsp:ssub_15 19851 0, // GPRsp:ssub_0_ssub_1_ssub_4_ssub_5 19852 0, // GPRsp:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19853 0, // GPRsp:ssub_2_ssub_3_ssub_6_ssub_7 19854 0, // GPRsp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19855 0, // GPRsp:ssub_2_ssub_3_ssub_4_ssub_5 19856 0, // GPRsp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19857 0, // GPRsp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19858 0, // GPRsp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19859 0, // GPRsp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19860 0, // GPRsp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19861 0, // GPRsp:ssub_4_ssub_5_ssub_8_ssub_9 19862 0, // GPRsp:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19863 0, // GPRsp:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19864 0, // GPRsp:ssub_6_ssub_7_dsub_5 19865 0, // GPRsp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19866 0, // GPRsp:ssub_6_ssub_7_dsub_5_dsub_7 19867 0, // GPRsp:ssub_6_ssub_7_ssub_8_ssub_9 19868 0, // GPRsp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19869 0, // GPRsp:ssub_8_ssub_9_ssub_12_ssub_13 19870 0, // GPRsp:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19871 0, // GPRsp:dsub_5_dsub_7 19872 0, // GPRsp:dsub_5_ssub_12_ssub_13_dsub_7 19873 0, // GPRsp:dsub_5_ssub_12_ssub_13 19874 0, // GPRsp:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19875 }, 19876 { // VCCR 19877 0, // VCCR:dsub_0 19878 0, // VCCR:dsub_1 19879 0, // VCCR:dsub_2 19880 0, // VCCR:dsub_3 19881 0, // VCCR:dsub_4 19882 0, // VCCR:dsub_5 19883 0, // VCCR:dsub_6 19884 0, // VCCR:dsub_7 19885 0, // VCCR:gsub_0 19886 0, // VCCR:gsub_1 19887 0, // VCCR:qqsub_0 19888 0, // VCCR:qqsub_1 19889 0, // VCCR:qsub_0 19890 0, // VCCR:qsub_1 19891 0, // VCCR:qsub_2 19892 0, // VCCR:qsub_3 19893 0, // VCCR:ssub_0 19894 0, // VCCR:ssub_1 19895 0, // VCCR:ssub_2 19896 0, // VCCR:ssub_3 19897 0, // VCCR:ssub_4 19898 0, // VCCR:ssub_5 19899 0, // VCCR:ssub_6 19900 0, // VCCR:ssub_7 19901 0, // VCCR:ssub_8 19902 0, // VCCR:ssub_9 19903 0, // VCCR:ssub_10 19904 0, // VCCR:ssub_11 19905 0, // VCCR:ssub_12 19906 0, // VCCR:ssub_13 19907 0, // VCCR:ssub_14 19908 0, // VCCR:ssub_15 19909 0, // VCCR:ssub_0_ssub_1_ssub_4_ssub_5 19910 0, // VCCR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19911 0, // VCCR:ssub_2_ssub_3_ssub_6_ssub_7 19912 0, // VCCR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19913 0, // VCCR:ssub_2_ssub_3_ssub_4_ssub_5 19914 0, // VCCR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19915 0, // VCCR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19916 0, // VCCR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19917 0, // VCCR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19918 0, // VCCR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19919 0, // VCCR:ssub_4_ssub_5_ssub_8_ssub_9 19920 0, // VCCR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19921 0, // VCCR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19922 0, // VCCR:ssub_6_ssub_7_dsub_5 19923 0, // VCCR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19924 0, // VCCR:ssub_6_ssub_7_dsub_5_dsub_7 19925 0, // VCCR:ssub_6_ssub_7_ssub_8_ssub_9 19926 0, // VCCR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19927 0, // VCCR:ssub_8_ssub_9_ssub_12_ssub_13 19928 0, // VCCR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19929 0, // VCCR:dsub_5_dsub_7 19930 0, // VCCR:dsub_5_ssub_12_ssub_13_dsub_7 19931 0, // VCCR:dsub_5_ssub_12_ssub_13 19932 0, // VCCR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19933 }, 19934 { // cl_FPSCR_NZCV 19935 0, // cl_FPSCR_NZCV:dsub_0 19936 0, // cl_FPSCR_NZCV:dsub_1 19937 0, // cl_FPSCR_NZCV:dsub_2 19938 0, // cl_FPSCR_NZCV:dsub_3 19939 0, // cl_FPSCR_NZCV:dsub_4 19940 0, // cl_FPSCR_NZCV:dsub_5 19941 0, // cl_FPSCR_NZCV:dsub_6 19942 0, // cl_FPSCR_NZCV:dsub_7 19943 0, // cl_FPSCR_NZCV:gsub_0 19944 0, // cl_FPSCR_NZCV:gsub_1 19945 0, // cl_FPSCR_NZCV:qqsub_0 19946 0, // cl_FPSCR_NZCV:qqsub_1 19947 0, // cl_FPSCR_NZCV:qsub_0 19948 0, // cl_FPSCR_NZCV:qsub_1 19949 0, // cl_FPSCR_NZCV:qsub_2 19950 0, // cl_FPSCR_NZCV:qsub_3 19951 0, // cl_FPSCR_NZCV:ssub_0 19952 0, // cl_FPSCR_NZCV:ssub_1 19953 0, // cl_FPSCR_NZCV:ssub_2 19954 0, // cl_FPSCR_NZCV:ssub_3 19955 0, // cl_FPSCR_NZCV:ssub_4 19956 0, // cl_FPSCR_NZCV:ssub_5 19957 0, // cl_FPSCR_NZCV:ssub_6 19958 0, // cl_FPSCR_NZCV:ssub_7 19959 0, // cl_FPSCR_NZCV:ssub_8 19960 0, // cl_FPSCR_NZCV:ssub_9 19961 0, // cl_FPSCR_NZCV:ssub_10 19962 0, // cl_FPSCR_NZCV:ssub_11 19963 0, // cl_FPSCR_NZCV:ssub_12 19964 0, // cl_FPSCR_NZCV:ssub_13 19965 0, // cl_FPSCR_NZCV:ssub_14 19966 0, // cl_FPSCR_NZCV:ssub_15 19967 0, // cl_FPSCR_NZCV:ssub_0_ssub_1_ssub_4_ssub_5 19968 0, // cl_FPSCR_NZCV:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 19969 0, // cl_FPSCR_NZCV:ssub_2_ssub_3_ssub_6_ssub_7 19970 0, // cl_FPSCR_NZCV:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 19971 0, // cl_FPSCR_NZCV:ssub_2_ssub_3_ssub_4_ssub_5 19972 0, // cl_FPSCR_NZCV:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 19973 0, // cl_FPSCR_NZCV:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19974 0, // cl_FPSCR_NZCV:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 19975 0, // cl_FPSCR_NZCV:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 19976 0, // cl_FPSCR_NZCV:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19977 0, // cl_FPSCR_NZCV:ssub_4_ssub_5_ssub_8_ssub_9 19978 0, // cl_FPSCR_NZCV:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 19979 0, // cl_FPSCR_NZCV:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 19980 0, // cl_FPSCR_NZCV:ssub_6_ssub_7_dsub_5 19981 0, // cl_FPSCR_NZCV:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 19982 0, // cl_FPSCR_NZCV:ssub_6_ssub_7_dsub_5_dsub_7 19983 0, // cl_FPSCR_NZCV:ssub_6_ssub_7_ssub_8_ssub_9 19984 0, // cl_FPSCR_NZCV:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19985 0, // cl_FPSCR_NZCV:ssub_8_ssub_9_ssub_12_ssub_13 19986 0, // cl_FPSCR_NZCV:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 19987 0, // cl_FPSCR_NZCV:dsub_5_dsub_7 19988 0, // cl_FPSCR_NZCV:dsub_5_ssub_12_ssub_13_dsub_7 19989 0, // cl_FPSCR_NZCV:dsub_5_ssub_12_ssub_13 19990 0, // cl_FPSCR_NZCV:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 19991 }, 19992 { // hGPR_and_tGPRwithpc 19993 0, // hGPR_and_tGPRwithpc:dsub_0 19994 0, // hGPR_and_tGPRwithpc:dsub_1 19995 0, // hGPR_and_tGPRwithpc:dsub_2 19996 0, // hGPR_and_tGPRwithpc:dsub_3 19997 0, // hGPR_and_tGPRwithpc:dsub_4 19998 0, // hGPR_and_tGPRwithpc:dsub_5 19999 0, // hGPR_and_tGPRwithpc:dsub_6 20000 0, // hGPR_and_tGPRwithpc:dsub_7 20001 0, // hGPR_and_tGPRwithpc:gsub_0 20002 0, // hGPR_and_tGPRwithpc:gsub_1 20003 0, // hGPR_and_tGPRwithpc:qqsub_0 20004 0, // hGPR_and_tGPRwithpc:qqsub_1 20005 0, // hGPR_and_tGPRwithpc:qsub_0 20006 0, // hGPR_and_tGPRwithpc:qsub_1 20007 0, // hGPR_and_tGPRwithpc:qsub_2 20008 0, // hGPR_and_tGPRwithpc:qsub_3 20009 0, // hGPR_and_tGPRwithpc:ssub_0 20010 0, // hGPR_and_tGPRwithpc:ssub_1 20011 0, // hGPR_and_tGPRwithpc:ssub_2 20012 0, // hGPR_and_tGPRwithpc:ssub_3 20013 0, // hGPR_and_tGPRwithpc:ssub_4 20014 0, // hGPR_and_tGPRwithpc:ssub_5 20015 0, // hGPR_and_tGPRwithpc:ssub_6 20016 0, // hGPR_and_tGPRwithpc:ssub_7 20017 0, // hGPR_and_tGPRwithpc:ssub_8 20018 0, // hGPR_and_tGPRwithpc:ssub_9 20019 0, // hGPR_and_tGPRwithpc:ssub_10 20020 0, // hGPR_and_tGPRwithpc:ssub_11 20021 0, // hGPR_and_tGPRwithpc:ssub_12 20022 0, // hGPR_and_tGPRwithpc:ssub_13 20023 0, // hGPR_and_tGPRwithpc:ssub_14 20024 0, // hGPR_and_tGPRwithpc:ssub_15 20025 0, // hGPR_and_tGPRwithpc:ssub_0_ssub_1_ssub_4_ssub_5 20026 0, // hGPR_and_tGPRwithpc:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20027 0, // hGPR_and_tGPRwithpc:ssub_2_ssub_3_ssub_6_ssub_7 20028 0, // hGPR_and_tGPRwithpc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20029 0, // hGPR_and_tGPRwithpc:ssub_2_ssub_3_ssub_4_ssub_5 20030 0, // hGPR_and_tGPRwithpc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20031 0, // hGPR_and_tGPRwithpc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20032 0, // hGPR_and_tGPRwithpc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20033 0, // hGPR_and_tGPRwithpc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20034 0, // hGPR_and_tGPRwithpc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20035 0, // hGPR_and_tGPRwithpc:ssub_4_ssub_5_ssub_8_ssub_9 20036 0, // hGPR_and_tGPRwithpc:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20037 0, // hGPR_and_tGPRwithpc:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20038 0, // hGPR_and_tGPRwithpc:ssub_6_ssub_7_dsub_5 20039 0, // hGPR_and_tGPRwithpc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20040 0, // hGPR_and_tGPRwithpc:ssub_6_ssub_7_dsub_5_dsub_7 20041 0, // hGPR_and_tGPRwithpc:ssub_6_ssub_7_ssub_8_ssub_9 20042 0, // hGPR_and_tGPRwithpc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20043 0, // hGPR_and_tGPRwithpc:ssub_8_ssub_9_ssub_12_ssub_13 20044 0, // hGPR_and_tGPRwithpc:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20045 0, // hGPR_and_tGPRwithpc:dsub_5_dsub_7 20046 0, // hGPR_and_tGPRwithpc:dsub_5_ssub_12_ssub_13_dsub_7 20047 0, // hGPR_and_tGPRwithpc:dsub_5_ssub_12_ssub_13 20048 0, // hGPR_and_tGPRwithpc:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20049 }, 20050 { // hGPR_and_tcGPR 20051 0, // hGPR_and_tcGPR:dsub_0 20052 0, // hGPR_and_tcGPR:dsub_1 20053 0, // hGPR_and_tcGPR:dsub_2 20054 0, // hGPR_and_tcGPR:dsub_3 20055 0, // hGPR_and_tcGPR:dsub_4 20056 0, // hGPR_and_tcGPR:dsub_5 20057 0, // hGPR_and_tcGPR:dsub_6 20058 0, // hGPR_and_tcGPR:dsub_7 20059 0, // hGPR_and_tcGPR:gsub_0 20060 0, // hGPR_and_tcGPR:gsub_1 20061 0, // hGPR_and_tcGPR:qqsub_0 20062 0, // hGPR_and_tcGPR:qqsub_1 20063 0, // hGPR_and_tcGPR:qsub_0 20064 0, // hGPR_and_tcGPR:qsub_1 20065 0, // hGPR_and_tcGPR:qsub_2 20066 0, // hGPR_and_tcGPR:qsub_3 20067 0, // hGPR_and_tcGPR:ssub_0 20068 0, // hGPR_and_tcGPR:ssub_1 20069 0, // hGPR_and_tcGPR:ssub_2 20070 0, // hGPR_and_tcGPR:ssub_3 20071 0, // hGPR_and_tcGPR:ssub_4 20072 0, // hGPR_and_tcGPR:ssub_5 20073 0, // hGPR_and_tcGPR:ssub_6 20074 0, // hGPR_and_tcGPR:ssub_7 20075 0, // hGPR_and_tcGPR:ssub_8 20076 0, // hGPR_and_tcGPR:ssub_9 20077 0, // hGPR_and_tcGPR:ssub_10 20078 0, // hGPR_and_tcGPR:ssub_11 20079 0, // hGPR_and_tcGPR:ssub_12 20080 0, // hGPR_and_tcGPR:ssub_13 20081 0, // hGPR_and_tcGPR:ssub_14 20082 0, // hGPR_and_tcGPR:ssub_15 20083 0, // hGPR_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5 20084 0, // hGPR_and_tcGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20085 0, // hGPR_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7 20086 0, // hGPR_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20087 0, // hGPR_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5 20088 0, // hGPR_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20089 0, // hGPR_and_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20090 0, // hGPR_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20091 0, // hGPR_and_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20092 0, // hGPR_and_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20093 0, // hGPR_and_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9 20094 0, // hGPR_and_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20095 0, // hGPR_and_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20096 0, // hGPR_and_tcGPR:ssub_6_ssub_7_dsub_5 20097 0, // hGPR_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20098 0, // hGPR_and_tcGPR:ssub_6_ssub_7_dsub_5_dsub_7 20099 0, // hGPR_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9 20100 0, // hGPR_and_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20101 0, // hGPR_and_tcGPR:ssub_8_ssub_9_ssub_12_ssub_13 20102 0, // hGPR_and_tcGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20103 0, // hGPR_and_tcGPR:dsub_5_dsub_7 20104 0, // hGPR_and_tcGPR:dsub_5_ssub_12_ssub_13_dsub_7 20105 0, // hGPR_and_tcGPR:dsub_5_ssub_12_ssub_13 20106 0, // hGPR_and_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20107 }, 20108 { // DPR 20109 0, // DPR:dsub_0 20110 0, // DPR:dsub_1 20111 0, // DPR:dsub_2 20112 0, // DPR:dsub_3 20113 0, // DPR:dsub_4 20114 0, // DPR:dsub_5 20115 0, // DPR:dsub_6 20116 0, // DPR:dsub_7 20117 0, // DPR:gsub_0 20118 0, // DPR:gsub_1 20119 0, // DPR:qqsub_0 20120 0, // DPR:qqsub_1 20121 0, // DPR:qsub_0 20122 0, // DPR:qsub_1 20123 0, // DPR:qsub_2 20124 0, // DPR:qsub_3 20125 3, // DPR:ssub_0 -> SPR 20126 3, // DPR:ssub_1 -> SPR 20127 0, // DPR:ssub_2 20128 0, // DPR:ssub_3 20129 0, // DPR:ssub_4 20130 0, // DPR:ssub_5 20131 0, // DPR:ssub_6 20132 0, // DPR:ssub_7 20133 0, // DPR:ssub_8 20134 0, // DPR:ssub_9 20135 0, // DPR:ssub_10 20136 0, // DPR:ssub_11 20137 0, // DPR:ssub_12 20138 0, // DPR:ssub_13 20139 0, // DPR:ssub_14 20140 0, // DPR:ssub_15 20141 0, // DPR:ssub_0_ssub_1_ssub_4_ssub_5 20142 0, // DPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20143 0, // DPR:ssub_2_ssub_3_ssub_6_ssub_7 20144 0, // DPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20145 0, // DPR:ssub_2_ssub_3_ssub_4_ssub_5 20146 0, // DPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20147 0, // DPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20148 0, // DPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20149 0, // DPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20150 0, // DPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20151 0, // DPR:ssub_4_ssub_5_ssub_8_ssub_9 20152 0, // DPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20153 0, // DPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20154 0, // DPR:ssub_6_ssub_7_dsub_5 20155 0, // DPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20156 0, // DPR:ssub_6_ssub_7_dsub_5_dsub_7 20157 0, // DPR:ssub_6_ssub_7_ssub_8_ssub_9 20158 0, // DPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20159 0, // DPR:ssub_8_ssub_9_ssub_12_ssub_13 20160 0, // DPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20161 0, // DPR:dsub_5_dsub_7 20162 0, // DPR:dsub_5_ssub_12_ssub_13_dsub_7 20163 0, // DPR:dsub_5_ssub_12_ssub_13 20164 0, // DPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20165 }, 20166 { // DPR_VFP2 20167 0, // DPR_VFP2:dsub_0 20168 0, // DPR_VFP2:dsub_1 20169 0, // DPR_VFP2:dsub_2 20170 0, // DPR_VFP2:dsub_3 20171 0, // DPR_VFP2:dsub_4 20172 0, // DPR_VFP2:dsub_5 20173 0, // DPR_VFP2:dsub_6 20174 0, // DPR_VFP2:dsub_7 20175 0, // DPR_VFP2:gsub_0 20176 0, // DPR_VFP2:gsub_1 20177 0, // DPR_VFP2:qqsub_0 20178 0, // DPR_VFP2:qqsub_1 20179 0, // DPR_VFP2:qsub_0 20180 0, // DPR_VFP2:qsub_1 20181 0, // DPR_VFP2:qsub_2 20182 0, // DPR_VFP2:qsub_3 20183 3, // DPR_VFP2:ssub_0 -> SPR 20184 3, // DPR_VFP2:ssub_1 -> SPR 20185 0, // DPR_VFP2:ssub_2 20186 0, // DPR_VFP2:ssub_3 20187 0, // DPR_VFP2:ssub_4 20188 0, // DPR_VFP2:ssub_5 20189 0, // DPR_VFP2:ssub_6 20190 0, // DPR_VFP2:ssub_7 20191 0, // DPR_VFP2:ssub_8 20192 0, // DPR_VFP2:ssub_9 20193 0, // DPR_VFP2:ssub_10 20194 0, // DPR_VFP2:ssub_11 20195 0, // DPR_VFP2:ssub_12 20196 0, // DPR_VFP2:ssub_13 20197 0, // DPR_VFP2:ssub_14 20198 0, // DPR_VFP2:ssub_15 20199 0, // DPR_VFP2:ssub_0_ssub_1_ssub_4_ssub_5 20200 0, // DPR_VFP2:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20201 0, // DPR_VFP2:ssub_2_ssub_3_ssub_6_ssub_7 20202 0, // DPR_VFP2:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20203 0, // DPR_VFP2:ssub_2_ssub_3_ssub_4_ssub_5 20204 0, // DPR_VFP2:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20205 0, // DPR_VFP2:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20206 0, // DPR_VFP2:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20207 0, // DPR_VFP2:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20208 0, // DPR_VFP2:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20209 0, // DPR_VFP2:ssub_4_ssub_5_ssub_8_ssub_9 20210 0, // DPR_VFP2:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20211 0, // DPR_VFP2:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20212 0, // DPR_VFP2:ssub_6_ssub_7_dsub_5 20213 0, // DPR_VFP2:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20214 0, // DPR_VFP2:ssub_6_ssub_7_dsub_5_dsub_7 20215 0, // DPR_VFP2:ssub_6_ssub_7_ssub_8_ssub_9 20216 0, // DPR_VFP2:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20217 0, // DPR_VFP2:ssub_8_ssub_9_ssub_12_ssub_13 20218 0, // DPR_VFP2:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20219 0, // DPR_VFP2:dsub_5_dsub_7 20220 0, // DPR_VFP2:dsub_5_ssub_12_ssub_13_dsub_7 20221 0, // DPR_VFP2:dsub_5_ssub_12_ssub_13 20222 0, // DPR_VFP2:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20223 }, 20224 { // DPR_8 20225 0, // DPR_8:dsub_0 20226 0, // DPR_8:dsub_1 20227 0, // DPR_8:dsub_2 20228 0, // DPR_8:dsub_3 20229 0, // DPR_8:dsub_4 20230 0, // DPR_8:dsub_5 20231 0, // DPR_8:dsub_6 20232 0, // DPR_8:dsub_7 20233 0, // DPR_8:gsub_0 20234 0, // DPR_8:gsub_1 20235 0, // DPR_8:qqsub_0 20236 0, // DPR_8:qqsub_1 20237 0, // DPR_8:qsub_0 20238 0, // DPR_8:qsub_1 20239 0, // DPR_8:qsub_2 20240 0, // DPR_8:qsub_3 20241 8, // DPR_8:ssub_0 -> SPR_8 20242 8, // DPR_8:ssub_1 -> SPR_8 20243 0, // DPR_8:ssub_2 20244 0, // DPR_8:ssub_3 20245 0, // DPR_8:ssub_4 20246 0, // DPR_8:ssub_5 20247 0, // DPR_8:ssub_6 20248 0, // DPR_8:ssub_7 20249 0, // DPR_8:ssub_8 20250 0, // DPR_8:ssub_9 20251 0, // DPR_8:ssub_10 20252 0, // DPR_8:ssub_11 20253 0, // DPR_8:ssub_12 20254 0, // DPR_8:ssub_13 20255 0, // DPR_8:ssub_14 20256 0, // DPR_8:ssub_15 20257 0, // DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 20258 0, // DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20259 0, // DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 20260 0, // DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20261 0, // DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 20262 0, // DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20263 0, // DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20264 0, // DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20265 0, // DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20266 0, // DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20267 0, // DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 20268 0, // DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20269 0, // DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20270 0, // DPR_8:ssub_6_ssub_7_dsub_5 20271 0, // DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20272 0, // DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 20273 0, // DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 20274 0, // DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20275 0, // DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 20276 0, // DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20277 0, // DPR_8:dsub_5_dsub_7 20278 0, // DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 20279 0, // DPR_8:dsub_5_ssub_12_ssub_13 20280 0, // DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20281 }, 20282 { // GPRPair 20283 0, // GPRPair:dsub_0 20284 0, // GPRPair:dsub_1 20285 0, // GPRPair:dsub_2 20286 0, // GPRPair:dsub_3 20287 0, // GPRPair:dsub_4 20288 0, // GPRPair:dsub_5 20289 0, // GPRPair:dsub_6 20290 0, // GPRPair:dsub_7 20291 23, // GPRPair:gsub_0 -> tGPREven 20292 16, // GPRPair:gsub_1 -> GPRnoip_and_GPRnopc 20293 0, // GPRPair:qqsub_0 20294 0, // GPRPair:qqsub_1 20295 0, // GPRPair:qsub_0 20296 0, // GPRPair:qsub_1 20297 0, // GPRPair:qsub_2 20298 0, // GPRPair:qsub_3 20299 0, // GPRPair:ssub_0 20300 0, // GPRPair:ssub_1 20301 0, // GPRPair:ssub_2 20302 0, // GPRPair:ssub_3 20303 0, // GPRPair:ssub_4 20304 0, // GPRPair:ssub_5 20305 0, // GPRPair:ssub_6 20306 0, // GPRPair:ssub_7 20307 0, // GPRPair:ssub_8 20308 0, // GPRPair:ssub_9 20309 0, // GPRPair:ssub_10 20310 0, // GPRPair:ssub_11 20311 0, // GPRPair:ssub_12 20312 0, // GPRPair:ssub_13 20313 0, // GPRPair:ssub_14 20314 0, // GPRPair:ssub_15 20315 0, // GPRPair:ssub_0_ssub_1_ssub_4_ssub_5 20316 0, // GPRPair:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20317 0, // GPRPair:ssub_2_ssub_3_ssub_6_ssub_7 20318 0, // GPRPair:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20319 0, // GPRPair:ssub_2_ssub_3_ssub_4_ssub_5 20320 0, // GPRPair:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20321 0, // GPRPair:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20322 0, // GPRPair:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20323 0, // GPRPair:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20324 0, // GPRPair:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20325 0, // GPRPair:ssub_4_ssub_5_ssub_8_ssub_9 20326 0, // GPRPair:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20327 0, // GPRPair:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20328 0, // GPRPair:ssub_6_ssub_7_dsub_5 20329 0, // GPRPair:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20330 0, // GPRPair:ssub_6_ssub_7_dsub_5_dsub_7 20331 0, // GPRPair:ssub_6_ssub_7_ssub_8_ssub_9 20332 0, // GPRPair:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20333 0, // GPRPair:ssub_8_ssub_9_ssub_12_ssub_13 20334 0, // GPRPair:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20335 0, // GPRPair:dsub_5_dsub_7 20336 0, // GPRPair:dsub_5_ssub_12_ssub_13_dsub_7 20337 0, // GPRPair:dsub_5_ssub_12_ssub_13 20338 0, // GPRPair:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20339 }, 20340 { // GPRPairnosp 20341 0, // GPRPairnosp:dsub_0 20342 0, // GPRPairnosp:dsub_1 20343 0, // GPRPairnosp:dsub_2 20344 0, // GPRPairnosp:dsub_3 20345 0, // GPRPairnosp:dsub_4 20346 0, // GPRPairnosp:dsub_5 20347 0, // GPRPairnosp:dsub_6 20348 0, // GPRPairnosp:dsub_7 20349 27, // GPRPairnosp:gsub_0 -> GPRnoip_and_tGPREven 20350 29, // GPRPairnosp:gsub_1 -> tGPROdd 20351 0, // GPRPairnosp:qqsub_0 20352 0, // GPRPairnosp:qqsub_1 20353 0, // GPRPairnosp:qsub_0 20354 0, // GPRPairnosp:qsub_1 20355 0, // GPRPairnosp:qsub_2 20356 0, // GPRPairnosp:qsub_3 20357 0, // GPRPairnosp:ssub_0 20358 0, // GPRPairnosp:ssub_1 20359 0, // GPRPairnosp:ssub_2 20360 0, // GPRPairnosp:ssub_3 20361 0, // GPRPairnosp:ssub_4 20362 0, // GPRPairnosp:ssub_5 20363 0, // GPRPairnosp:ssub_6 20364 0, // GPRPairnosp:ssub_7 20365 0, // GPRPairnosp:ssub_8 20366 0, // GPRPairnosp:ssub_9 20367 0, // GPRPairnosp:ssub_10 20368 0, // GPRPairnosp:ssub_11 20369 0, // GPRPairnosp:ssub_12 20370 0, // GPRPairnosp:ssub_13 20371 0, // GPRPairnosp:ssub_14 20372 0, // GPRPairnosp:ssub_15 20373 0, // GPRPairnosp:ssub_0_ssub_1_ssub_4_ssub_5 20374 0, // GPRPairnosp:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20375 0, // GPRPairnosp:ssub_2_ssub_3_ssub_6_ssub_7 20376 0, // GPRPairnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20377 0, // GPRPairnosp:ssub_2_ssub_3_ssub_4_ssub_5 20378 0, // GPRPairnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20379 0, // GPRPairnosp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20380 0, // GPRPairnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20381 0, // GPRPairnosp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20382 0, // GPRPairnosp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20383 0, // GPRPairnosp:ssub_4_ssub_5_ssub_8_ssub_9 20384 0, // GPRPairnosp:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20385 0, // GPRPairnosp:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20386 0, // GPRPairnosp:ssub_6_ssub_7_dsub_5 20387 0, // GPRPairnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20388 0, // GPRPairnosp:ssub_6_ssub_7_dsub_5_dsub_7 20389 0, // GPRPairnosp:ssub_6_ssub_7_ssub_8_ssub_9 20390 0, // GPRPairnosp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20391 0, // GPRPairnosp:ssub_8_ssub_9_ssub_12_ssub_13 20392 0, // GPRPairnosp:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20393 0, // GPRPairnosp:dsub_5_dsub_7 20394 0, // GPRPairnosp:dsub_5_ssub_12_ssub_13_dsub_7 20395 0, // GPRPairnosp:dsub_5_ssub_12_ssub_13 20396 0, // GPRPairnosp:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20397 }, 20398 { // GPRPair_with_gsub_0_in_tGPR 20399 0, // GPRPair_with_gsub_0_in_tGPR:dsub_0 20400 0, // GPRPair_with_gsub_0_in_tGPR:dsub_1 20401 0, // GPRPair_with_gsub_0_in_tGPR:dsub_2 20402 0, // GPRPair_with_gsub_0_in_tGPR:dsub_3 20403 0, // GPRPair_with_gsub_0_in_tGPR:dsub_4 20404 0, // GPRPair_with_gsub_0_in_tGPR:dsub_5 20405 0, // GPRPair_with_gsub_0_in_tGPR:dsub_6 20406 0, // GPRPair_with_gsub_0_in_tGPR:dsub_7 20407 36, // GPRPair_with_gsub_0_in_tGPR:gsub_0 -> tGPR_and_tGPREven 20408 37, // GPRPair_with_gsub_0_in_tGPR:gsub_1 -> tGPR_and_tGPROdd 20409 0, // GPRPair_with_gsub_0_in_tGPR:qqsub_0 20410 0, // GPRPair_with_gsub_0_in_tGPR:qqsub_1 20411 0, // GPRPair_with_gsub_0_in_tGPR:qsub_0 20412 0, // GPRPair_with_gsub_0_in_tGPR:qsub_1 20413 0, // GPRPair_with_gsub_0_in_tGPR:qsub_2 20414 0, // GPRPair_with_gsub_0_in_tGPR:qsub_3 20415 0, // GPRPair_with_gsub_0_in_tGPR:ssub_0 20416 0, // GPRPair_with_gsub_0_in_tGPR:ssub_1 20417 0, // GPRPair_with_gsub_0_in_tGPR:ssub_2 20418 0, // GPRPair_with_gsub_0_in_tGPR:ssub_3 20419 0, // GPRPair_with_gsub_0_in_tGPR:ssub_4 20420 0, // GPRPair_with_gsub_0_in_tGPR:ssub_5 20421 0, // GPRPair_with_gsub_0_in_tGPR:ssub_6 20422 0, // GPRPair_with_gsub_0_in_tGPR:ssub_7 20423 0, // GPRPair_with_gsub_0_in_tGPR:ssub_8 20424 0, // GPRPair_with_gsub_0_in_tGPR:ssub_9 20425 0, // GPRPair_with_gsub_0_in_tGPR:ssub_10 20426 0, // GPRPair_with_gsub_0_in_tGPR:ssub_11 20427 0, // GPRPair_with_gsub_0_in_tGPR:ssub_12 20428 0, // GPRPair_with_gsub_0_in_tGPR:ssub_13 20429 0, // GPRPair_with_gsub_0_in_tGPR:ssub_14 20430 0, // GPRPair_with_gsub_0_in_tGPR:ssub_15 20431 0, // GPRPair_with_gsub_0_in_tGPR:ssub_0_ssub_1_ssub_4_ssub_5 20432 0, // GPRPair_with_gsub_0_in_tGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20433 0, // GPRPair_with_gsub_0_in_tGPR:ssub_2_ssub_3_ssub_6_ssub_7 20434 0, // GPRPair_with_gsub_0_in_tGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20435 0, // GPRPair_with_gsub_0_in_tGPR:ssub_2_ssub_3_ssub_4_ssub_5 20436 0, // GPRPair_with_gsub_0_in_tGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20437 0, // GPRPair_with_gsub_0_in_tGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20438 0, // GPRPair_with_gsub_0_in_tGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20439 0, // GPRPair_with_gsub_0_in_tGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20440 0, // GPRPair_with_gsub_0_in_tGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20441 0, // GPRPair_with_gsub_0_in_tGPR:ssub_4_ssub_5_ssub_8_ssub_9 20442 0, // GPRPair_with_gsub_0_in_tGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20443 0, // GPRPair_with_gsub_0_in_tGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20444 0, // GPRPair_with_gsub_0_in_tGPR:ssub_6_ssub_7_dsub_5 20445 0, // GPRPair_with_gsub_0_in_tGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20446 0, // GPRPair_with_gsub_0_in_tGPR:ssub_6_ssub_7_dsub_5_dsub_7 20447 0, // GPRPair_with_gsub_0_in_tGPR:ssub_6_ssub_7_ssub_8_ssub_9 20448 0, // GPRPair_with_gsub_0_in_tGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20449 0, // GPRPair_with_gsub_0_in_tGPR:ssub_8_ssub_9_ssub_12_ssub_13 20450 0, // GPRPair_with_gsub_0_in_tGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20451 0, // GPRPair_with_gsub_0_in_tGPR:dsub_5_dsub_7 20452 0, // GPRPair_with_gsub_0_in_tGPR:dsub_5_ssub_12_ssub_13_dsub_7 20453 0, // GPRPair_with_gsub_0_in_tGPR:dsub_5_ssub_12_ssub_13 20454 0, // GPRPair_with_gsub_0_in_tGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20455 }, 20456 { // GPRPair_with_gsub_0_in_hGPR 20457 0, // GPRPair_with_gsub_0_in_hGPR:dsub_0 20458 0, // GPRPair_with_gsub_0_in_hGPR:dsub_1 20459 0, // GPRPair_with_gsub_0_in_hGPR:dsub_2 20460 0, // GPRPair_with_gsub_0_in_hGPR:dsub_3 20461 0, // GPRPair_with_gsub_0_in_hGPR:dsub_4 20462 0, // GPRPair_with_gsub_0_in_hGPR:dsub_5 20463 0, // GPRPair_with_gsub_0_in_hGPR:dsub_6 20464 0, // GPRPair_with_gsub_0_in_hGPR:dsub_7 20465 35, // GPRPair_with_gsub_0_in_hGPR:gsub_0 -> hGPR_and_tGPREven 20466 30, // GPRPair_with_gsub_0_in_hGPR:gsub_1 -> GPRnopc_and_GPRnoip_and_hGPR 20467 0, // GPRPair_with_gsub_0_in_hGPR:qqsub_0 20468 0, // GPRPair_with_gsub_0_in_hGPR:qqsub_1 20469 0, // GPRPair_with_gsub_0_in_hGPR:qsub_0 20470 0, // GPRPair_with_gsub_0_in_hGPR:qsub_1 20471 0, // GPRPair_with_gsub_0_in_hGPR:qsub_2 20472 0, // GPRPair_with_gsub_0_in_hGPR:qsub_3 20473 0, // GPRPair_with_gsub_0_in_hGPR:ssub_0 20474 0, // GPRPair_with_gsub_0_in_hGPR:ssub_1 20475 0, // GPRPair_with_gsub_0_in_hGPR:ssub_2 20476 0, // GPRPair_with_gsub_0_in_hGPR:ssub_3 20477 0, // GPRPair_with_gsub_0_in_hGPR:ssub_4 20478 0, // GPRPair_with_gsub_0_in_hGPR:ssub_5 20479 0, // GPRPair_with_gsub_0_in_hGPR:ssub_6 20480 0, // GPRPair_with_gsub_0_in_hGPR:ssub_7 20481 0, // GPRPair_with_gsub_0_in_hGPR:ssub_8 20482 0, // GPRPair_with_gsub_0_in_hGPR:ssub_9 20483 0, // GPRPair_with_gsub_0_in_hGPR:ssub_10 20484 0, // GPRPair_with_gsub_0_in_hGPR:ssub_11 20485 0, // GPRPair_with_gsub_0_in_hGPR:ssub_12 20486 0, // GPRPair_with_gsub_0_in_hGPR:ssub_13 20487 0, // GPRPair_with_gsub_0_in_hGPR:ssub_14 20488 0, // GPRPair_with_gsub_0_in_hGPR:ssub_15 20489 0, // GPRPair_with_gsub_0_in_hGPR:ssub_0_ssub_1_ssub_4_ssub_5 20490 0, // GPRPair_with_gsub_0_in_hGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20491 0, // GPRPair_with_gsub_0_in_hGPR:ssub_2_ssub_3_ssub_6_ssub_7 20492 0, // GPRPair_with_gsub_0_in_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20493 0, // GPRPair_with_gsub_0_in_hGPR:ssub_2_ssub_3_ssub_4_ssub_5 20494 0, // GPRPair_with_gsub_0_in_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20495 0, // GPRPair_with_gsub_0_in_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20496 0, // GPRPair_with_gsub_0_in_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20497 0, // GPRPair_with_gsub_0_in_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20498 0, // GPRPair_with_gsub_0_in_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20499 0, // GPRPair_with_gsub_0_in_hGPR:ssub_4_ssub_5_ssub_8_ssub_9 20500 0, // GPRPair_with_gsub_0_in_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20501 0, // GPRPair_with_gsub_0_in_hGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20502 0, // GPRPair_with_gsub_0_in_hGPR:ssub_6_ssub_7_dsub_5 20503 0, // GPRPair_with_gsub_0_in_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20504 0, // GPRPair_with_gsub_0_in_hGPR:ssub_6_ssub_7_dsub_5_dsub_7 20505 0, // GPRPair_with_gsub_0_in_hGPR:ssub_6_ssub_7_ssub_8_ssub_9 20506 0, // GPRPair_with_gsub_0_in_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20507 0, // GPRPair_with_gsub_0_in_hGPR:ssub_8_ssub_9_ssub_12_ssub_13 20508 0, // GPRPair_with_gsub_0_in_hGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20509 0, // GPRPair_with_gsub_0_in_hGPR:dsub_5_dsub_7 20510 0, // GPRPair_with_gsub_0_in_hGPR:dsub_5_ssub_12_ssub_13_dsub_7 20511 0, // GPRPair_with_gsub_0_in_hGPR:dsub_5_ssub_12_ssub_13 20512 0, // GPRPair_with_gsub_0_in_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20513 }, 20514 { // GPRPair_with_gsub_0_in_tcGPR 20515 0, // GPRPair_with_gsub_0_in_tcGPR:dsub_0 20516 0, // GPRPair_with_gsub_0_in_tcGPR:dsub_1 20517 0, // GPRPair_with_gsub_0_in_tcGPR:dsub_2 20518 0, // GPRPair_with_gsub_0_in_tcGPR:dsub_3 20519 0, // GPRPair_with_gsub_0_in_tcGPR:dsub_4 20520 0, // GPRPair_with_gsub_0_in_tcGPR:dsub_5 20521 0, // GPRPair_with_gsub_0_in_tcGPR:dsub_6 20522 0, // GPRPair_with_gsub_0_in_tcGPR:dsub_7 20523 38, // GPRPair_with_gsub_0_in_tcGPR:gsub_0 -> tGPREven_and_tcGPR 20524 16, // GPRPair_with_gsub_0_in_tcGPR:gsub_1 -> GPRnoip_and_GPRnopc 20525 0, // GPRPair_with_gsub_0_in_tcGPR:qqsub_0 20526 0, // GPRPair_with_gsub_0_in_tcGPR:qqsub_1 20527 0, // GPRPair_with_gsub_0_in_tcGPR:qsub_0 20528 0, // GPRPair_with_gsub_0_in_tcGPR:qsub_1 20529 0, // GPRPair_with_gsub_0_in_tcGPR:qsub_2 20530 0, // GPRPair_with_gsub_0_in_tcGPR:qsub_3 20531 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_0 20532 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_1 20533 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_2 20534 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_3 20535 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_4 20536 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_5 20537 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_6 20538 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_7 20539 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_8 20540 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_9 20541 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_10 20542 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_11 20543 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_12 20544 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_13 20545 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_14 20546 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_15 20547 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5 20548 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20549 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7 20550 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20551 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5 20552 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20553 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20554 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20555 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20556 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20557 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9 20558 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20559 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20560 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_6_ssub_7_dsub_5 20561 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20562 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_6_ssub_7_dsub_5_dsub_7 20563 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9 20564 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20565 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_8_ssub_9_ssub_12_ssub_13 20566 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20567 0, // GPRPair_with_gsub_0_in_tcGPR:dsub_5_dsub_7 20568 0, // GPRPair_with_gsub_0_in_tcGPR:dsub_5_ssub_12_ssub_13_dsub_7 20569 0, // GPRPair_with_gsub_0_in_tcGPR:dsub_5_ssub_12_ssub_13 20570 0, // GPRPair_with_gsub_0_in_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20571 }, 20572 { // GPRPair_with_gsub_1_in_tcGPR 20573 0, // GPRPair_with_gsub_1_in_tcGPR:dsub_0 20574 0, // GPRPair_with_gsub_1_in_tcGPR:dsub_1 20575 0, // GPRPair_with_gsub_1_in_tcGPR:dsub_2 20576 0, // GPRPair_with_gsub_1_in_tcGPR:dsub_3 20577 0, // GPRPair_with_gsub_1_in_tcGPR:dsub_4 20578 0, // GPRPair_with_gsub_1_in_tcGPR:dsub_5 20579 0, // GPRPair_with_gsub_1_in_tcGPR:dsub_6 20580 0, // GPRPair_with_gsub_1_in_tcGPR:dsub_7 20581 41, // GPRPair_with_gsub_1_in_tcGPR:gsub_0 -> tGPREven_and_GPRnoip_and_tcGPR 20582 42, // GPRPair_with_gsub_1_in_tcGPR:gsub_1 -> tGPROdd_and_tcGPR 20583 0, // GPRPair_with_gsub_1_in_tcGPR:qqsub_0 20584 0, // GPRPair_with_gsub_1_in_tcGPR:qqsub_1 20585 0, // GPRPair_with_gsub_1_in_tcGPR:qsub_0 20586 0, // GPRPair_with_gsub_1_in_tcGPR:qsub_1 20587 0, // GPRPair_with_gsub_1_in_tcGPR:qsub_2 20588 0, // GPRPair_with_gsub_1_in_tcGPR:qsub_3 20589 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_0 20590 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_1 20591 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_2 20592 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_3 20593 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_4 20594 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_5 20595 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_6 20596 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_7 20597 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_8 20598 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_9 20599 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_10 20600 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_11 20601 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_12 20602 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_13 20603 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_14 20604 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_15 20605 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5 20606 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20607 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7 20608 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20609 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5 20610 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20611 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20612 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20613 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20614 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20615 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9 20616 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20617 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20618 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_6_ssub_7_dsub_5 20619 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20620 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_6_ssub_7_dsub_5_dsub_7 20621 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9 20622 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20623 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_8_ssub_9_ssub_12_ssub_13 20624 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20625 0, // GPRPair_with_gsub_1_in_tcGPR:dsub_5_dsub_7 20626 0, // GPRPair_with_gsub_1_in_tcGPR:dsub_5_ssub_12_ssub_13_dsub_7 20627 0, // GPRPair_with_gsub_1_in_tcGPR:dsub_5_ssub_12_ssub_13 20628 0, // GPRPair_with_gsub_1_in_tcGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20629 }, 20630 { // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR 20631 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:dsub_0 20632 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:dsub_1 20633 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:dsub_2 20634 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:dsub_3 20635 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:dsub_4 20636 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:dsub_5 20637 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:dsub_6 20638 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:dsub_7 20639 39, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:gsub_0 -> hGPR_and_GPRnoip_and_tGPREven 20640 40, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:gsub_1 -> hGPR_and_tGPROdd 20641 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:qqsub_0 20642 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:qqsub_1 20643 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:qsub_0 20644 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:qsub_1 20645 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:qsub_2 20646 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:qsub_3 20647 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_0 20648 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_1 20649 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_2 20650 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_3 20651 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_4 20652 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_5 20653 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_6 20654 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_7 20655 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_8 20656 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_9 20657 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_10 20658 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_11 20659 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_12 20660 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_13 20661 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_14 20662 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_15 20663 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_0_ssub_1_ssub_4_ssub_5 20664 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20665 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_2_ssub_3_ssub_6_ssub_7 20666 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20667 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_2_ssub_3_ssub_4_ssub_5 20668 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20669 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20670 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20671 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20672 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20673 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_4_ssub_5_ssub_8_ssub_9 20674 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20675 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20676 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_6_ssub_7_dsub_5 20677 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20678 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_6_ssub_7_dsub_5_dsub_7 20679 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_6_ssub_7_ssub_8_ssub_9 20680 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20681 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_8_ssub_9_ssub_12_ssub_13 20682 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20683 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:dsub_5_dsub_7 20684 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:dsub_5_ssub_12_ssub_13_dsub_7 20685 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:dsub_5_ssub_12_ssub_13 20686 0, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20687 }, 20688 { // GPRPair_with_gsub_1_in_GPRsp 20689 0, // GPRPair_with_gsub_1_in_GPRsp:dsub_0 20690 0, // GPRPair_with_gsub_1_in_GPRsp:dsub_1 20691 0, // GPRPair_with_gsub_1_in_GPRsp:dsub_2 20692 0, // GPRPair_with_gsub_1_in_GPRsp:dsub_3 20693 0, // GPRPair_with_gsub_1_in_GPRsp:dsub_4 20694 0, // GPRPair_with_gsub_1_in_GPRsp:dsub_5 20695 0, // GPRPair_with_gsub_1_in_GPRsp:dsub_6 20696 0, // GPRPair_with_gsub_1_in_GPRsp:dsub_7 20697 50, // GPRPair_with_gsub_1_in_GPRsp:gsub_0 -> hGPR_and_tcGPR 20698 46, // GPRPair_with_gsub_1_in_GPRsp:gsub_1 -> GPRsp 20699 0, // GPRPair_with_gsub_1_in_GPRsp:qqsub_0 20700 0, // GPRPair_with_gsub_1_in_GPRsp:qqsub_1 20701 0, // GPRPair_with_gsub_1_in_GPRsp:qsub_0 20702 0, // GPRPair_with_gsub_1_in_GPRsp:qsub_1 20703 0, // GPRPair_with_gsub_1_in_GPRsp:qsub_2 20704 0, // GPRPair_with_gsub_1_in_GPRsp:qsub_3 20705 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_0 20706 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_1 20707 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_2 20708 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_3 20709 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_4 20710 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_5 20711 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_6 20712 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_7 20713 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_8 20714 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_9 20715 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_10 20716 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_11 20717 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_12 20718 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_13 20719 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_14 20720 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_15 20721 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_0_ssub_1_ssub_4_ssub_5 20722 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20723 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_2_ssub_3_ssub_6_ssub_7 20724 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20725 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_2_ssub_3_ssub_4_ssub_5 20726 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20727 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20728 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20729 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20730 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20731 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_4_ssub_5_ssub_8_ssub_9 20732 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20733 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20734 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_6_ssub_7_dsub_5 20735 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20736 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_6_ssub_7_dsub_5_dsub_7 20737 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_6_ssub_7_ssub_8_ssub_9 20738 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20739 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_8_ssub_9_ssub_12_ssub_13 20740 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20741 0, // GPRPair_with_gsub_1_in_GPRsp:dsub_5_dsub_7 20742 0, // GPRPair_with_gsub_1_in_GPRsp:dsub_5_ssub_12_ssub_13_dsub_7 20743 0, // GPRPair_with_gsub_1_in_GPRsp:dsub_5_ssub_12_ssub_13 20744 0, // GPRPair_with_gsub_1_in_GPRsp:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20745 }, 20746 { // DPairSpc 20747 51, // DPairSpc:dsub_0 -> DPR 20748 0, // DPairSpc:dsub_1 20749 51, // DPairSpc:dsub_2 -> DPR 20750 0, // DPairSpc:dsub_3 20751 0, // DPairSpc:dsub_4 20752 0, // DPairSpc:dsub_5 20753 0, // DPairSpc:dsub_6 20754 0, // DPairSpc:dsub_7 20755 0, // DPairSpc:gsub_0 20756 0, // DPairSpc:gsub_1 20757 0, // DPairSpc:qqsub_0 20758 0, // DPairSpc:qqsub_1 20759 0, // DPairSpc:qsub_0 20760 0, // DPairSpc:qsub_1 20761 0, // DPairSpc:qsub_2 20762 0, // DPairSpc:qsub_3 20763 3, // DPairSpc:ssub_0 -> SPR 20764 3, // DPairSpc:ssub_1 -> SPR 20765 0, // DPairSpc:ssub_2 20766 0, // DPairSpc:ssub_3 20767 3, // DPairSpc:ssub_4 -> SPR 20768 3, // DPairSpc:ssub_5 -> SPR 20769 0, // DPairSpc:ssub_6 20770 0, // DPairSpc:ssub_7 20771 0, // DPairSpc:ssub_8 20772 0, // DPairSpc:ssub_9 20773 0, // DPairSpc:ssub_10 20774 0, // DPairSpc:ssub_11 20775 0, // DPairSpc:ssub_12 20776 0, // DPairSpc:ssub_13 20777 0, // DPairSpc:ssub_14 20778 0, // DPairSpc:ssub_15 20779 0, // DPairSpc:ssub_0_ssub_1_ssub_4_ssub_5 20780 0, // DPairSpc:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20781 0, // DPairSpc:ssub_2_ssub_3_ssub_6_ssub_7 20782 0, // DPairSpc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20783 0, // DPairSpc:ssub_2_ssub_3_ssub_4_ssub_5 20784 0, // DPairSpc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20785 0, // DPairSpc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20786 0, // DPairSpc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20787 0, // DPairSpc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20788 0, // DPairSpc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20789 0, // DPairSpc:ssub_4_ssub_5_ssub_8_ssub_9 20790 0, // DPairSpc:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20791 0, // DPairSpc:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20792 0, // DPairSpc:ssub_6_ssub_7_dsub_5 20793 0, // DPairSpc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20794 0, // DPairSpc:ssub_6_ssub_7_dsub_5_dsub_7 20795 0, // DPairSpc:ssub_6_ssub_7_ssub_8_ssub_9 20796 0, // DPairSpc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20797 0, // DPairSpc:ssub_8_ssub_9_ssub_12_ssub_13 20798 0, // DPairSpc:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20799 0, // DPairSpc:dsub_5_dsub_7 20800 0, // DPairSpc:dsub_5_ssub_12_ssub_13_dsub_7 20801 0, // DPairSpc:dsub_5_ssub_12_ssub_13 20802 0, // DPairSpc:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20803 }, 20804 { // DPairSpc_with_ssub_0 20805 4, // DPairSpc_with_ssub_0:dsub_0 -> FPWithVPR_with_ssub_0 20806 0, // DPairSpc_with_ssub_0:dsub_1 20807 51, // DPairSpc_with_ssub_0:dsub_2 -> DPR 20808 0, // DPairSpc_with_ssub_0:dsub_3 20809 0, // DPairSpc_with_ssub_0:dsub_4 20810 0, // DPairSpc_with_ssub_0:dsub_5 20811 0, // DPairSpc_with_ssub_0:dsub_6 20812 0, // DPairSpc_with_ssub_0:dsub_7 20813 0, // DPairSpc_with_ssub_0:gsub_0 20814 0, // DPairSpc_with_ssub_0:gsub_1 20815 0, // DPairSpc_with_ssub_0:qqsub_0 20816 0, // DPairSpc_with_ssub_0:qqsub_1 20817 0, // DPairSpc_with_ssub_0:qsub_0 20818 0, // DPairSpc_with_ssub_0:qsub_1 20819 0, // DPairSpc_with_ssub_0:qsub_2 20820 0, // DPairSpc_with_ssub_0:qsub_3 20821 3, // DPairSpc_with_ssub_0:ssub_0 -> SPR 20822 3, // DPairSpc_with_ssub_0:ssub_1 -> SPR 20823 0, // DPairSpc_with_ssub_0:ssub_2 20824 0, // DPairSpc_with_ssub_0:ssub_3 20825 3, // DPairSpc_with_ssub_0:ssub_4 -> SPR 20826 3, // DPairSpc_with_ssub_0:ssub_5 -> SPR 20827 0, // DPairSpc_with_ssub_0:ssub_6 20828 0, // DPairSpc_with_ssub_0:ssub_7 20829 0, // DPairSpc_with_ssub_0:ssub_8 20830 0, // DPairSpc_with_ssub_0:ssub_9 20831 0, // DPairSpc_with_ssub_0:ssub_10 20832 0, // DPairSpc_with_ssub_0:ssub_11 20833 0, // DPairSpc_with_ssub_0:ssub_12 20834 0, // DPairSpc_with_ssub_0:ssub_13 20835 0, // DPairSpc_with_ssub_0:ssub_14 20836 0, // DPairSpc_with_ssub_0:ssub_15 20837 0, // DPairSpc_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5 20838 0, // DPairSpc_with_ssub_0:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20839 0, // DPairSpc_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7 20840 0, // DPairSpc_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20841 0, // DPairSpc_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5 20842 0, // DPairSpc_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20843 0, // DPairSpc_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20844 0, // DPairSpc_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20845 0, // DPairSpc_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20846 0, // DPairSpc_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20847 0, // DPairSpc_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9 20848 0, // DPairSpc_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20849 0, // DPairSpc_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20850 0, // DPairSpc_with_ssub_0:ssub_6_ssub_7_dsub_5 20851 0, // DPairSpc_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20852 0, // DPairSpc_with_ssub_0:ssub_6_ssub_7_dsub_5_dsub_7 20853 0, // DPairSpc_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9 20854 0, // DPairSpc_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20855 0, // DPairSpc_with_ssub_0:ssub_8_ssub_9_ssub_12_ssub_13 20856 0, // DPairSpc_with_ssub_0:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20857 0, // DPairSpc_with_ssub_0:dsub_5_dsub_7 20858 0, // DPairSpc_with_ssub_0:dsub_5_ssub_12_ssub_13_dsub_7 20859 0, // DPairSpc_with_ssub_0:dsub_5_ssub_12_ssub_13 20860 0, // DPairSpc_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20861 }, 20862 { // DPairSpc_with_ssub_4 20863 52, // DPairSpc_with_ssub_4:dsub_0 -> DPR_VFP2 20864 0, // DPairSpc_with_ssub_4:dsub_1 20865 52, // DPairSpc_with_ssub_4:dsub_2 -> DPR_VFP2 20866 0, // DPairSpc_with_ssub_4:dsub_3 20867 0, // DPairSpc_with_ssub_4:dsub_4 20868 0, // DPairSpc_with_ssub_4:dsub_5 20869 0, // DPairSpc_with_ssub_4:dsub_6 20870 0, // DPairSpc_with_ssub_4:dsub_7 20871 0, // DPairSpc_with_ssub_4:gsub_0 20872 0, // DPairSpc_with_ssub_4:gsub_1 20873 0, // DPairSpc_with_ssub_4:qqsub_0 20874 0, // DPairSpc_with_ssub_4:qqsub_1 20875 0, // DPairSpc_with_ssub_4:qsub_0 20876 0, // DPairSpc_with_ssub_4:qsub_1 20877 0, // DPairSpc_with_ssub_4:qsub_2 20878 0, // DPairSpc_with_ssub_4:qsub_3 20879 3, // DPairSpc_with_ssub_4:ssub_0 -> SPR 20880 3, // DPairSpc_with_ssub_4:ssub_1 -> SPR 20881 0, // DPairSpc_with_ssub_4:ssub_2 20882 0, // DPairSpc_with_ssub_4:ssub_3 20883 3, // DPairSpc_with_ssub_4:ssub_4 -> SPR 20884 3, // DPairSpc_with_ssub_4:ssub_5 -> SPR 20885 0, // DPairSpc_with_ssub_4:ssub_6 20886 0, // DPairSpc_with_ssub_4:ssub_7 20887 0, // DPairSpc_with_ssub_4:ssub_8 20888 0, // DPairSpc_with_ssub_4:ssub_9 20889 0, // DPairSpc_with_ssub_4:ssub_10 20890 0, // DPairSpc_with_ssub_4:ssub_11 20891 0, // DPairSpc_with_ssub_4:ssub_12 20892 0, // DPairSpc_with_ssub_4:ssub_13 20893 0, // DPairSpc_with_ssub_4:ssub_14 20894 0, // DPairSpc_with_ssub_4:ssub_15 20895 0, // DPairSpc_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5 20896 0, // DPairSpc_with_ssub_4:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20897 0, // DPairSpc_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7 20898 0, // DPairSpc_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20899 0, // DPairSpc_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5 20900 0, // DPairSpc_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20901 0, // DPairSpc_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20902 0, // DPairSpc_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20903 0, // DPairSpc_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20904 0, // DPairSpc_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20905 0, // DPairSpc_with_ssub_4:ssub_4_ssub_5_ssub_8_ssub_9 20906 0, // DPairSpc_with_ssub_4:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20907 0, // DPairSpc_with_ssub_4:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20908 0, // DPairSpc_with_ssub_4:ssub_6_ssub_7_dsub_5 20909 0, // DPairSpc_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20910 0, // DPairSpc_with_ssub_4:ssub_6_ssub_7_dsub_5_dsub_7 20911 0, // DPairSpc_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9 20912 0, // DPairSpc_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20913 0, // DPairSpc_with_ssub_4:ssub_8_ssub_9_ssub_12_ssub_13 20914 0, // DPairSpc_with_ssub_4:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20915 0, // DPairSpc_with_ssub_4:dsub_5_dsub_7 20916 0, // DPairSpc_with_ssub_4:dsub_5_ssub_12_ssub_13_dsub_7 20917 0, // DPairSpc_with_ssub_4:dsub_5_ssub_12_ssub_13 20918 0, // DPairSpc_with_ssub_4:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20919 }, 20920 { // DPairSpc_with_dsub_0_in_DPR_8 20921 20, // DPairSpc_with_dsub_0_in_DPR_8:dsub_0 -> FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 20922 0, // DPairSpc_with_dsub_0_in_DPR_8:dsub_1 20923 52, // DPairSpc_with_dsub_0_in_DPR_8:dsub_2 -> DPR_VFP2 20924 0, // DPairSpc_with_dsub_0_in_DPR_8:dsub_3 20925 0, // DPairSpc_with_dsub_0_in_DPR_8:dsub_4 20926 0, // DPairSpc_with_dsub_0_in_DPR_8:dsub_5 20927 0, // DPairSpc_with_dsub_0_in_DPR_8:dsub_6 20928 0, // DPairSpc_with_dsub_0_in_DPR_8:dsub_7 20929 0, // DPairSpc_with_dsub_0_in_DPR_8:gsub_0 20930 0, // DPairSpc_with_dsub_0_in_DPR_8:gsub_1 20931 0, // DPairSpc_with_dsub_0_in_DPR_8:qqsub_0 20932 0, // DPairSpc_with_dsub_0_in_DPR_8:qqsub_1 20933 0, // DPairSpc_with_dsub_0_in_DPR_8:qsub_0 20934 0, // DPairSpc_with_dsub_0_in_DPR_8:qsub_1 20935 0, // DPairSpc_with_dsub_0_in_DPR_8:qsub_2 20936 0, // DPairSpc_with_dsub_0_in_DPR_8:qsub_3 20937 8, // DPairSpc_with_dsub_0_in_DPR_8:ssub_0 -> SPR_8 20938 8, // DPairSpc_with_dsub_0_in_DPR_8:ssub_1 -> SPR_8 20939 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_2 20940 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_3 20941 3, // DPairSpc_with_dsub_0_in_DPR_8:ssub_4 -> SPR 20942 3, // DPairSpc_with_dsub_0_in_DPR_8:ssub_5 -> SPR 20943 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_6 20944 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_7 20945 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_8 20946 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_9 20947 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_10 20948 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_11 20949 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_12 20950 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_13 20951 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_14 20952 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_15 20953 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 20954 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 20955 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 20956 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 20957 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 20958 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 20959 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20960 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 20961 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 20962 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20963 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 20964 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 20965 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 20966 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5 20967 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 20968 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 20969 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 20970 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20971 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 20972 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 20973 0, // DPairSpc_with_dsub_0_in_DPR_8:dsub_5_dsub_7 20974 0, // DPairSpc_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 20975 0, // DPairSpc_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13 20976 0, // DPairSpc_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 20977 }, 20978 { // DPairSpc_with_dsub_2_in_DPR_8 20979 53, // DPairSpc_with_dsub_2_in_DPR_8:dsub_0 -> DPR_8 20980 0, // DPairSpc_with_dsub_2_in_DPR_8:dsub_1 20981 53, // DPairSpc_with_dsub_2_in_DPR_8:dsub_2 -> DPR_8 20982 0, // DPairSpc_with_dsub_2_in_DPR_8:dsub_3 20983 0, // DPairSpc_with_dsub_2_in_DPR_8:dsub_4 20984 0, // DPairSpc_with_dsub_2_in_DPR_8:dsub_5 20985 0, // DPairSpc_with_dsub_2_in_DPR_8:dsub_6 20986 0, // DPairSpc_with_dsub_2_in_DPR_8:dsub_7 20987 0, // DPairSpc_with_dsub_2_in_DPR_8:gsub_0 20988 0, // DPairSpc_with_dsub_2_in_DPR_8:gsub_1 20989 0, // DPairSpc_with_dsub_2_in_DPR_8:qqsub_0 20990 0, // DPairSpc_with_dsub_2_in_DPR_8:qqsub_1 20991 0, // DPairSpc_with_dsub_2_in_DPR_8:qsub_0 20992 0, // DPairSpc_with_dsub_2_in_DPR_8:qsub_1 20993 0, // DPairSpc_with_dsub_2_in_DPR_8:qsub_2 20994 0, // DPairSpc_with_dsub_2_in_DPR_8:qsub_3 20995 8, // DPairSpc_with_dsub_2_in_DPR_8:ssub_0 -> SPR_8 20996 8, // DPairSpc_with_dsub_2_in_DPR_8:ssub_1 -> SPR_8 20997 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_2 20998 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_3 20999 8, // DPairSpc_with_dsub_2_in_DPR_8:ssub_4 -> SPR_8 21000 8, // DPairSpc_with_dsub_2_in_DPR_8:ssub_5 -> SPR_8 21001 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_6 21002 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_7 21003 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_8 21004 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_9 21005 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_10 21006 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_11 21007 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_12 21008 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_13 21009 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_14 21010 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_15 21011 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 21012 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21013 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 21014 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21015 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 21016 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21017 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21018 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21019 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21020 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21021 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 21022 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21023 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21024 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_dsub_5 21025 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21026 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 21027 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 21028 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21029 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 21030 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21031 0, // DPairSpc_with_dsub_2_in_DPR_8:dsub_5_dsub_7 21032 0, // DPairSpc_with_dsub_2_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 21033 0, // DPairSpc_with_dsub_2_in_DPR_8:dsub_5_ssub_12_ssub_13 21034 0, // DPairSpc_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21035 }, 21036 { // DPair 21037 51, // DPair:dsub_0 -> DPR 21038 51, // DPair:dsub_1 -> DPR 21039 0, // DPair:dsub_2 21040 0, // DPair:dsub_3 21041 0, // DPair:dsub_4 21042 0, // DPair:dsub_5 21043 0, // DPair:dsub_6 21044 0, // DPair:dsub_7 21045 0, // DPair:gsub_0 21046 0, // DPair:gsub_1 21047 0, // DPair:qqsub_0 21048 0, // DPair:qqsub_1 21049 0, // DPair:qsub_0 21050 0, // DPair:qsub_1 21051 0, // DPair:qsub_2 21052 0, // DPair:qsub_3 21053 3, // DPair:ssub_0 -> SPR 21054 3, // DPair:ssub_1 -> SPR 21055 3, // DPair:ssub_2 -> SPR 21056 3, // DPair:ssub_3 -> SPR 21057 0, // DPair:ssub_4 21058 0, // DPair:ssub_5 21059 0, // DPair:ssub_6 21060 0, // DPair:ssub_7 21061 0, // DPair:ssub_8 21062 0, // DPair:ssub_9 21063 0, // DPair:ssub_10 21064 0, // DPair:ssub_11 21065 0, // DPair:ssub_12 21066 0, // DPair:ssub_13 21067 0, // DPair:ssub_14 21068 0, // DPair:ssub_15 21069 0, // DPair:ssub_0_ssub_1_ssub_4_ssub_5 21070 0, // DPair:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21071 0, // DPair:ssub_2_ssub_3_ssub_6_ssub_7 21072 0, // DPair:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21073 0, // DPair:ssub_2_ssub_3_ssub_4_ssub_5 21074 0, // DPair:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21075 0, // DPair:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21076 0, // DPair:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21077 0, // DPair:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21078 0, // DPair:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21079 0, // DPair:ssub_4_ssub_5_ssub_8_ssub_9 21080 0, // DPair:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21081 0, // DPair:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21082 0, // DPair:ssub_6_ssub_7_dsub_5 21083 0, // DPair:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21084 0, // DPair:ssub_6_ssub_7_dsub_5_dsub_7 21085 0, // DPair:ssub_6_ssub_7_ssub_8_ssub_9 21086 0, // DPair:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21087 0, // DPair:ssub_8_ssub_9_ssub_12_ssub_13 21088 0, // DPair:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21089 0, // DPair:dsub_5_dsub_7 21090 0, // DPair:dsub_5_ssub_12_ssub_13_dsub_7 21091 0, // DPair:dsub_5_ssub_12_ssub_13 21092 0, // DPair:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21093 }, 21094 { // DPair_with_ssub_0 21095 4, // DPair_with_ssub_0:dsub_0 -> FPWithVPR_with_ssub_0 21096 51, // DPair_with_ssub_0:dsub_1 -> DPR 21097 0, // DPair_with_ssub_0:dsub_2 21098 0, // DPair_with_ssub_0:dsub_3 21099 0, // DPair_with_ssub_0:dsub_4 21100 0, // DPair_with_ssub_0:dsub_5 21101 0, // DPair_with_ssub_0:dsub_6 21102 0, // DPair_with_ssub_0:dsub_7 21103 0, // DPair_with_ssub_0:gsub_0 21104 0, // DPair_with_ssub_0:gsub_1 21105 0, // DPair_with_ssub_0:qqsub_0 21106 0, // DPair_with_ssub_0:qqsub_1 21107 0, // DPair_with_ssub_0:qsub_0 21108 0, // DPair_with_ssub_0:qsub_1 21109 0, // DPair_with_ssub_0:qsub_2 21110 0, // DPair_with_ssub_0:qsub_3 21111 3, // DPair_with_ssub_0:ssub_0 -> SPR 21112 3, // DPair_with_ssub_0:ssub_1 -> SPR 21113 3, // DPair_with_ssub_0:ssub_2 -> SPR 21114 3, // DPair_with_ssub_0:ssub_3 -> SPR 21115 0, // DPair_with_ssub_0:ssub_4 21116 0, // DPair_with_ssub_0:ssub_5 21117 0, // DPair_with_ssub_0:ssub_6 21118 0, // DPair_with_ssub_0:ssub_7 21119 0, // DPair_with_ssub_0:ssub_8 21120 0, // DPair_with_ssub_0:ssub_9 21121 0, // DPair_with_ssub_0:ssub_10 21122 0, // DPair_with_ssub_0:ssub_11 21123 0, // DPair_with_ssub_0:ssub_12 21124 0, // DPair_with_ssub_0:ssub_13 21125 0, // DPair_with_ssub_0:ssub_14 21126 0, // DPair_with_ssub_0:ssub_15 21127 0, // DPair_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5 21128 0, // DPair_with_ssub_0:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21129 0, // DPair_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7 21130 0, // DPair_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21131 0, // DPair_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5 21132 0, // DPair_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21133 0, // DPair_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21134 0, // DPair_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21135 0, // DPair_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21136 0, // DPair_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21137 0, // DPair_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9 21138 0, // DPair_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21139 0, // DPair_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21140 0, // DPair_with_ssub_0:ssub_6_ssub_7_dsub_5 21141 0, // DPair_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21142 0, // DPair_with_ssub_0:ssub_6_ssub_7_dsub_5_dsub_7 21143 0, // DPair_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9 21144 0, // DPair_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21145 0, // DPair_with_ssub_0:ssub_8_ssub_9_ssub_12_ssub_13 21146 0, // DPair_with_ssub_0:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21147 0, // DPair_with_ssub_0:dsub_5_dsub_7 21148 0, // DPair_with_ssub_0:dsub_5_ssub_12_ssub_13_dsub_7 21149 0, // DPair_with_ssub_0:dsub_5_ssub_12_ssub_13 21150 0, // DPair_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21151 }, 21152 { // QPR 21153 51, // QPR:dsub_0 -> DPR 21154 51, // QPR:dsub_1 -> DPR 21155 0, // QPR:dsub_2 21156 0, // QPR:dsub_3 21157 0, // QPR:dsub_4 21158 0, // QPR:dsub_5 21159 0, // QPR:dsub_6 21160 0, // QPR:dsub_7 21161 0, // QPR:gsub_0 21162 0, // QPR:gsub_1 21163 0, // QPR:qqsub_0 21164 0, // QPR:qqsub_1 21165 0, // QPR:qsub_0 21166 0, // QPR:qsub_1 21167 0, // QPR:qsub_2 21168 0, // QPR:qsub_3 21169 3, // QPR:ssub_0 -> SPR 21170 3, // QPR:ssub_1 -> SPR 21171 3, // QPR:ssub_2 -> SPR 21172 3, // QPR:ssub_3 -> SPR 21173 0, // QPR:ssub_4 21174 0, // QPR:ssub_5 21175 0, // QPR:ssub_6 21176 0, // QPR:ssub_7 21177 0, // QPR:ssub_8 21178 0, // QPR:ssub_9 21179 0, // QPR:ssub_10 21180 0, // QPR:ssub_11 21181 0, // QPR:ssub_12 21182 0, // QPR:ssub_13 21183 0, // QPR:ssub_14 21184 0, // QPR:ssub_15 21185 0, // QPR:ssub_0_ssub_1_ssub_4_ssub_5 21186 0, // QPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21187 0, // QPR:ssub_2_ssub_3_ssub_6_ssub_7 21188 0, // QPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21189 0, // QPR:ssub_2_ssub_3_ssub_4_ssub_5 21190 0, // QPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21191 0, // QPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21192 0, // QPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21193 0, // QPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21194 0, // QPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21195 0, // QPR:ssub_4_ssub_5_ssub_8_ssub_9 21196 0, // QPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21197 0, // QPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21198 0, // QPR:ssub_6_ssub_7_dsub_5 21199 0, // QPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21200 0, // QPR:ssub_6_ssub_7_dsub_5_dsub_7 21201 0, // QPR:ssub_6_ssub_7_ssub_8_ssub_9 21202 0, // QPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21203 0, // QPR:ssub_8_ssub_9_ssub_12_ssub_13 21204 0, // QPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21205 0, // QPR:dsub_5_dsub_7 21206 0, // QPR:dsub_5_ssub_12_ssub_13_dsub_7 21207 0, // QPR:dsub_5_ssub_12_ssub_13 21208 0, // QPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21209 }, 21210 { // DPair_with_ssub_2 21211 52, // DPair_with_ssub_2:dsub_0 -> DPR_VFP2 21212 52, // DPair_with_ssub_2:dsub_1 -> DPR_VFP2 21213 0, // DPair_with_ssub_2:dsub_2 21214 0, // DPair_with_ssub_2:dsub_3 21215 0, // DPair_with_ssub_2:dsub_4 21216 0, // DPair_with_ssub_2:dsub_5 21217 0, // DPair_with_ssub_2:dsub_6 21218 0, // DPair_with_ssub_2:dsub_7 21219 0, // DPair_with_ssub_2:gsub_0 21220 0, // DPair_with_ssub_2:gsub_1 21221 0, // DPair_with_ssub_2:qqsub_0 21222 0, // DPair_with_ssub_2:qqsub_1 21223 0, // DPair_with_ssub_2:qsub_0 21224 0, // DPair_with_ssub_2:qsub_1 21225 0, // DPair_with_ssub_2:qsub_2 21226 0, // DPair_with_ssub_2:qsub_3 21227 3, // DPair_with_ssub_2:ssub_0 -> SPR 21228 3, // DPair_with_ssub_2:ssub_1 -> SPR 21229 3, // DPair_with_ssub_2:ssub_2 -> SPR 21230 3, // DPair_with_ssub_2:ssub_3 -> SPR 21231 0, // DPair_with_ssub_2:ssub_4 21232 0, // DPair_with_ssub_2:ssub_5 21233 0, // DPair_with_ssub_2:ssub_6 21234 0, // DPair_with_ssub_2:ssub_7 21235 0, // DPair_with_ssub_2:ssub_8 21236 0, // DPair_with_ssub_2:ssub_9 21237 0, // DPair_with_ssub_2:ssub_10 21238 0, // DPair_with_ssub_2:ssub_11 21239 0, // DPair_with_ssub_2:ssub_12 21240 0, // DPair_with_ssub_2:ssub_13 21241 0, // DPair_with_ssub_2:ssub_14 21242 0, // DPair_with_ssub_2:ssub_15 21243 0, // DPair_with_ssub_2:ssub_0_ssub_1_ssub_4_ssub_5 21244 0, // DPair_with_ssub_2:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21245 0, // DPair_with_ssub_2:ssub_2_ssub_3_ssub_6_ssub_7 21246 0, // DPair_with_ssub_2:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21247 0, // DPair_with_ssub_2:ssub_2_ssub_3_ssub_4_ssub_5 21248 0, // DPair_with_ssub_2:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21249 0, // DPair_with_ssub_2:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21250 0, // DPair_with_ssub_2:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21251 0, // DPair_with_ssub_2:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21252 0, // DPair_with_ssub_2:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21253 0, // DPair_with_ssub_2:ssub_4_ssub_5_ssub_8_ssub_9 21254 0, // DPair_with_ssub_2:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21255 0, // DPair_with_ssub_2:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21256 0, // DPair_with_ssub_2:ssub_6_ssub_7_dsub_5 21257 0, // DPair_with_ssub_2:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21258 0, // DPair_with_ssub_2:ssub_6_ssub_7_dsub_5_dsub_7 21259 0, // DPair_with_ssub_2:ssub_6_ssub_7_ssub_8_ssub_9 21260 0, // DPair_with_ssub_2:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21261 0, // DPair_with_ssub_2:ssub_8_ssub_9_ssub_12_ssub_13 21262 0, // DPair_with_ssub_2:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21263 0, // DPair_with_ssub_2:dsub_5_dsub_7 21264 0, // DPair_with_ssub_2:dsub_5_ssub_12_ssub_13_dsub_7 21265 0, // DPair_with_ssub_2:dsub_5_ssub_12_ssub_13 21266 0, // DPair_with_ssub_2:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21267 }, 21268 { // DPair_with_dsub_0_in_DPR_8 21269 20, // DPair_with_dsub_0_in_DPR_8:dsub_0 -> FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 21270 52, // DPair_with_dsub_0_in_DPR_8:dsub_1 -> DPR_VFP2 21271 0, // DPair_with_dsub_0_in_DPR_8:dsub_2 21272 0, // DPair_with_dsub_0_in_DPR_8:dsub_3 21273 0, // DPair_with_dsub_0_in_DPR_8:dsub_4 21274 0, // DPair_with_dsub_0_in_DPR_8:dsub_5 21275 0, // DPair_with_dsub_0_in_DPR_8:dsub_6 21276 0, // DPair_with_dsub_0_in_DPR_8:dsub_7 21277 0, // DPair_with_dsub_0_in_DPR_8:gsub_0 21278 0, // DPair_with_dsub_0_in_DPR_8:gsub_1 21279 0, // DPair_with_dsub_0_in_DPR_8:qqsub_0 21280 0, // DPair_with_dsub_0_in_DPR_8:qqsub_1 21281 0, // DPair_with_dsub_0_in_DPR_8:qsub_0 21282 0, // DPair_with_dsub_0_in_DPR_8:qsub_1 21283 0, // DPair_with_dsub_0_in_DPR_8:qsub_2 21284 0, // DPair_with_dsub_0_in_DPR_8:qsub_3 21285 8, // DPair_with_dsub_0_in_DPR_8:ssub_0 -> SPR_8 21286 8, // DPair_with_dsub_0_in_DPR_8:ssub_1 -> SPR_8 21287 3, // DPair_with_dsub_0_in_DPR_8:ssub_2 -> SPR 21288 3, // DPair_with_dsub_0_in_DPR_8:ssub_3 -> SPR 21289 0, // DPair_with_dsub_0_in_DPR_8:ssub_4 21290 0, // DPair_with_dsub_0_in_DPR_8:ssub_5 21291 0, // DPair_with_dsub_0_in_DPR_8:ssub_6 21292 0, // DPair_with_dsub_0_in_DPR_8:ssub_7 21293 0, // DPair_with_dsub_0_in_DPR_8:ssub_8 21294 0, // DPair_with_dsub_0_in_DPR_8:ssub_9 21295 0, // DPair_with_dsub_0_in_DPR_8:ssub_10 21296 0, // DPair_with_dsub_0_in_DPR_8:ssub_11 21297 0, // DPair_with_dsub_0_in_DPR_8:ssub_12 21298 0, // DPair_with_dsub_0_in_DPR_8:ssub_13 21299 0, // DPair_with_dsub_0_in_DPR_8:ssub_14 21300 0, // DPair_with_dsub_0_in_DPR_8:ssub_15 21301 0, // DPair_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 21302 0, // DPair_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21303 0, // DPair_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 21304 0, // DPair_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21305 0, // DPair_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 21306 0, // DPair_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21307 0, // DPair_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21308 0, // DPair_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21309 0, // DPair_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21310 0, // DPair_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21311 0, // DPair_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 21312 0, // DPair_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21313 0, // DPair_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21314 0, // DPair_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5 21315 0, // DPair_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21316 0, // DPair_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 21317 0, // DPair_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 21318 0, // DPair_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21319 0, // DPair_with_dsub_0_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 21320 0, // DPair_with_dsub_0_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21321 0, // DPair_with_dsub_0_in_DPR_8:dsub_5_dsub_7 21322 0, // DPair_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 21323 0, // DPair_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13 21324 0, // DPair_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21325 }, 21326 { // MQPR 21327 52, // MQPR:dsub_0 -> DPR_VFP2 21328 52, // MQPR:dsub_1 -> DPR_VFP2 21329 0, // MQPR:dsub_2 21330 0, // MQPR:dsub_3 21331 0, // MQPR:dsub_4 21332 0, // MQPR:dsub_5 21333 0, // MQPR:dsub_6 21334 0, // MQPR:dsub_7 21335 0, // MQPR:gsub_0 21336 0, // MQPR:gsub_1 21337 0, // MQPR:qqsub_0 21338 0, // MQPR:qqsub_1 21339 0, // MQPR:qsub_0 21340 0, // MQPR:qsub_1 21341 0, // MQPR:qsub_2 21342 0, // MQPR:qsub_3 21343 3, // MQPR:ssub_0 -> SPR 21344 3, // MQPR:ssub_1 -> SPR 21345 3, // MQPR:ssub_2 -> SPR 21346 3, // MQPR:ssub_3 -> SPR 21347 0, // MQPR:ssub_4 21348 0, // MQPR:ssub_5 21349 0, // MQPR:ssub_6 21350 0, // MQPR:ssub_7 21351 0, // MQPR:ssub_8 21352 0, // MQPR:ssub_9 21353 0, // MQPR:ssub_10 21354 0, // MQPR:ssub_11 21355 0, // MQPR:ssub_12 21356 0, // MQPR:ssub_13 21357 0, // MQPR:ssub_14 21358 0, // MQPR:ssub_15 21359 0, // MQPR:ssub_0_ssub_1_ssub_4_ssub_5 21360 0, // MQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21361 0, // MQPR:ssub_2_ssub_3_ssub_6_ssub_7 21362 0, // MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21363 0, // MQPR:ssub_2_ssub_3_ssub_4_ssub_5 21364 0, // MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21365 0, // MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21366 0, // MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21367 0, // MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21368 0, // MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21369 0, // MQPR:ssub_4_ssub_5_ssub_8_ssub_9 21370 0, // MQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21371 0, // MQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21372 0, // MQPR:ssub_6_ssub_7_dsub_5 21373 0, // MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21374 0, // MQPR:ssub_6_ssub_7_dsub_5_dsub_7 21375 0, // MQPR:ssub_6_ssub_7_ssub_8_ssub_9 21376 0, // MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21377 0, // MQPR:ssub_8_ssub_9_ssub_12_ssub_13 21378 0, // MQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21379 0, // MQPR:dsub_5_dsub_7 21380 0, // MQPR:dsub_5_ssub_12_ssub_13_dsub_7 21381 0, // MQPR:dsub_5_ssub_12_ssub_13 21382 0, // MQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21383 }, 21384 { // QPR_VFP2 21385 52, // QPR_VFP2:dsub_0 -> DPR_VFP2 21386 52, // QPR_VFP2:dsub_1 -> DPR_VFP2 21387 0, // QPR_VFP2:dsub_2 21388 0, // QPR_VFP2:dsub_3 21389 0, // QPR_VFP2:dsub_4 21390 0, // QPR_VFP2:dsub_5 21391 0, // QPR_VFP2:dsub_6 21392 0, // QPR_VFP2:dsub_7 21393 0, // QPR_VFP2:gsub_0 21394 0, // QPR_VFP2:gsub_1 21395 0, // QPR_VFP2:qqsub_0 21396 0, // QPR_VFP2:qqsub_1 21397 0, // QPR_VFP2:qsub_0 21398 0, // QPR_VFP2:qsub_1 21399 0, // QPR_VFP2:qsub_2 21400 0, // QPR_VFP2:qsub_3 21401 3, // QPR_VFP2:ssub_0 -> SPR 21402 3, // QPR_VFP2:ssub_1 -> SPR 21403 3, // QPR_VFP2:ssub_2 -> SPR 21404 3, // QPR_VFP2:ssub_3 -> SPR 21405 0, // QPR_VFP2:ssub_4 21406 0, // QPR_VFP2:ssub_5 21407 0, // QPR_VFP2:ssub_6 21408 0, // QPR_VFP2:ssub_7 21409 0, // QPR_VFP2:ssub_8 21410 0, // QPR_VFP2:ssub_9 21411 0, // QPR_VFP2:ssub_10 21412 0, // QPR_VFP2:ssub_11 21413 0, // QPR_VFP2:ssub_12 21414 0, // QPR_VFP2:ssub_13 21415 0, // QPR_VFP2:ssub_14 21416 0, // QPR_VFP2:ssub_15 21417 0, // QPR_VFP2:ssub_0_ssub_1_ssub_4_ssub_5 21418 0, // QPR_VFP2:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21419 0, // QPR_VFP2:ssub_2_ssub_3_ssub_6_ssub_7 21420 0, // QPR_VFP2:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21421 0, // QPR_VFP2:ssub_2_ssub_3_ssub_4_ssub_5 21422 0, // QPR_VFP2:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21423 0, // QPR_VFP2:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21424 0, // QPR_VFP2:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21425 0, // QPR_VFP2:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21426 0, // QPR_VFP2:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21427 0, // QPR_VFP2:ssub_4_ssub_5_ssub_8_ssub_9 21428 0, // QPR_VFP2:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21429 0, // QPR_VFP2:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21430 0, // QPR_VFP2:ssub_6_ssub_7_dsub_5 21431 0, // QPR_VFP2:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21432 0, // QPR_VFP2:ssub_6_ssub_7_dsub_5_dsub_7 21433 0, // QPR_VFP2:ssub_6_ssub_7_ssub_8_ssub_9 21434 0, // QPR_VFP2:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21435 0, // QPR_VFP2:ssub_8_ssub_9_ssub_12_ssub_13 21436 0, // QPR_VFP2:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21437 0, // QPR_VFP2:dsub_5_dsub_7 21438 0, // QPR_VFP2:dsub_5_ssub_12_ssub_13_dsub_7 21439 0, // QPR_VFP2:dsub_5_ssub_12_ssub_13 21440 0, // QPR_VFP2:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21441 }, 21442 { // DPair_with_dsub_1_in_DPR_8 21443 53, // DPair_with_dsub_1_in_DPR_8:dsub_0 -> DPR_8 21444 53, // DPair_with_dsub_1_in_DPR_8:dsub_1 -> DPR_8 21445 0, // DPair_with_dsub_1_in_DPR_8:dsub_2 21446 0, // DPair_with_dsub_1_in_DPR_8:dsub_3 21447 0, // DPair_with_dsub_1_in_DPR_8:dsub_4 21448 0, // DPair_with_dsub_1_in_DPR_8:dsub_5 21449 0, // DPair_with_dsub_1_in_DPR_8:dsub_6 21450 0, // DPair_with_dsub_1_in_DPR_8:dsub_7 21451 0, // DPair_with_dsub_1_in_DPR_8:gsub_0 21452 0, // DPair_with_dsub_1_in_DPR_8:gsub_1 21453 0, // DPair_with_dsub_1_in_DPR_8:qqsub_0 21454 0, // DPair_with_dsub_1_in_DPR_8:qqsub_1 21455 0, // DPair_with_dsub_1_in_DPR_8:qsub_0 21456 0, // DPair_with_dsub_1_in_DPR_8:qsub_1 21457 0, // DPair_with_dsub_1_in_DPR_8:qsub_2 21458 0, // DPair_with_dsub_1_in_DPR_8:qsub_3 21459 8, // DPair_with_dsub_1_in_DPR_8:ssub_0 -> SPR_8 21460 8, // DPair_with_dsub_1_in_DPR_8:ssub_1 -> SPR_8 21461 8, // DPair_with_dsub_1_in_DPR_8:ssub_2 -> SPR_8 21462 8, // DPair_with_dsub_1_in_DPR_8:ssub_3 -> SPR_8 21463 0, // DPair_with_dsub_1_in_DPR_8:ssub_4 21464 0, // DPair_with_dsub_1_in_DPR_8:ssub_5 21465 0, // DPair_with_dsub_1_in_DPR_8:ssub_6 21466 0, // DPair_with_dsub_1_in_DPR_8:ssub_7 21467 0, // DPair_with_dsub_1_in_DPR_8:ssub_8 21468 0, // DPair_with_dsub_1_in_DPR_8:ssub_9 21469 0, // DPair_with_dsub_1_in_DPR_8:ssub_10 21470 0, // DPair_with_dsub_1_in_DPR_8:ssub_11 21471 0, // DPair_with_dsub_1_in_DPR_8:ssub_12 21472 0, // DPair_with_dsub_1_in_DPR_8:ssub_13 21473 0, // DPair_with_dsub_1_in_DPR_8:ssub_14 21474 0, // DPair_with_dsub_1_in_DPR_8:ssub_15 21475 0, // DPair_with_dsub_1_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 21476 0, // DPair_with_dsub_1_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21477 0, // DPair_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 21478 0, // DPair_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21479 0, // DPair_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 21480 0, // DPair_with_dsub_1_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21481 0, // DPair_with_dsub_1_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21482 0, // DPair_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21483 0, // DPair_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21484 0, // DPair_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21485 0, // DPair_with_dsub_1_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 21486 0, // DPair_with_dsub_1_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21487 0, // DPair_with_dsub_1_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21488 0, // DPair_with_dsub_1_in_DPR_8:ssub_6_ssub_7_dsub_5 21489 0, // DPair_with_dsub_1_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21490 0, // DPair_with_dsub_1_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 21491 0, // DPair_with_dsub_1_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 21492 0, // DPair_with_dsub_1_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21493 0, // DPair_with_dsub_1_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 21494 0, // DPair_with_dsub_1_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21495 0, // DPair_with_dsub_1_in_DPR_8:dsub_5_dsub_7 21496 0, // DPair_with_dsub_1_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 21497 0, // DPair_with_dsub_1_in_DPR_8:dsub_5_ssub_12_ssub_13 21498 0, // DPair_with_dsub_1_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21499 }, 21500 { // QPR_8 21501 53, // QPR_8:dsub_0 -> DPR_8 21502 53, // QPR_8:dsub_1 -> DPR_8 21503 0, // QPR_8:dsub_2 21504 0, // QPR_8:dsub_3 21505 0, // QPR_8:dsub_4 21506 0, // QPR_8:dsub_5 21507 0, // QPR_8:dsub_6 21508 0, // QPR_8:dsub_7 21509 0, // QPR_8:gsub_0 21510 0, // QPR_8:gsub_1 21511 0, // QPR_8:qqsub_0 21512 0, // QPR_8:qqsub_1 21513 0, // QPR_8:qsub_0 21514 0, // QPR_8:qsub_1 21515 0, // QPR_8:qsub_2 21516 0, // QPR_8:qsub_3 21517 8, // QPR_8:ssub_0 -> SPR_8 21518 8, // QPR_8:ssub_1 -> SPR_8 21519 8, // QPR_8:ssub_2 -> SPR_8 21520 8, // QPR_8:ssub_3 -> SPR_8 21521 0, // QPR_8:ssub_4 21522 0, // QPR_8:ssub_5 21523 0, // QPR_8:ssub_6 21524 0, // QPR_8:ssub_7 21525 0, // QPR_8:ssub_8 21526 0, // QPR_8:ssub_9 21527 0, // QPR_8:ssub_10 21528 0, // QPR_8:ssub_11 21529 0, // QPR_8:ssub_12 21530 0, // QPR_8:ssub_13 21531 0, // QPR_8:ssub_14 21532 0, // QPR_8:ssub_15 21533 0, // QPR_8:ssub_0_ssub_1_ssub_4_ssub_5 21534 0, // QPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21535 0, // QPR_8:ssub_2_ssub_3_ssub_6_ssub_7 21536 0, // QPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21537 0, // QPR_8:ssub_2_ssub_3_ssub_4_ssub_5 21538 0, // QPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21539 0, // QPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21540 0, // QPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21541 0, // QPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21542 0, // QPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21543 0, // QPR_8:ssub_4_ssub_5_ssub_8_ssub_9 21544 0, // QPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21545 0, // QPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21546 0, // QPR_8:ssub_6_ssub_7_dsub_5 21547 0, // QPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21548 0, // QPR_8:ssub_6_ssub_7_dsub_5_dsub_7 21549 0, // QPR_8:ssub_6_ssub_7_ssub_8_ssub_9 21550 0, // QPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21551 0, // QPR_8:ssub_8_ssub_9_ssub_12_ssub_13 21552 0, // QPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21553 0, // QPR_8:dsub_5_dsub_7 21554 0, // QPR_8:dsub_5_ssub_12_ssub_13_dsub_7 21555 0, // QPR_8:dsub_5_ssub_12_ssub_13 21556 0, // QPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21557 }, 21558 { // DTriple 21559 51, // DTriple:dsub_0 -> DPR 21560 51, // DTriple:dsub_1 -> DPR 21561 51, // DTriple:dsub_2 -> DPR 21562 0, // DTriple:dsub_3 21563 0, // DTriple:dsub_4 21564 0, // DTriple:dsub_5 21565 0, // DTriple:dsub_6 21566 0, // DTriple:dsub_7 21567 0, // DTriple:gsub_0 21568 0, // DTriple:gsub_1 21569 0, // DTriple:qqsub_0 21570 0, // DTriple:qqsub_1 21571 67, // DTriple:qsub_0 -> DPair 21572 0, // DTriple:qsub_1 21573 0, // DTriple:qsub_2 21574 0, // DTriple:qsub_3 21575 3, // DTriple:ssub_0 -> SPR 21576 3, // DTriple:ssub_1 -> SPR 21577 3, // DTriple:ssub_2 -> SPR 21578 3, // DTriple:ssub_3 -> SPR 21579 3, // DTriple:ssub_4 -> SPR 21580 3, // DTriple:ssub_5 -> SPR 21581 0, // DTriple:ssub_6 21582 0, // DTriple:ssub_7 21583 0, // DTriple:ssub_8 21584 0, // DTriple:ssub_9 21585 0, // DTriple:ssub_10 21586 0, // DTriple:ssub_11 21587 0, // DTriple:ssub_12 21588 0, // DTriple:ssub_13 21589 0, // DTriple:ssub_14 21590 0, // DTriple:ssub_15 21591 62, // DTriple:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc 21592 0, // DTriple:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21593 0, // DTriple:ssub_2_ssub_3_ssub_6_ssub_7 21594 0, // DTriple:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21595 67, // DTriple:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair 21596 0, // DTriple:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21597 0, // DTriple:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21598 0, // DTriple:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21599 0, // DTriple:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21600 0, // DTriple:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21601 0, // DTriple:ssub_4_ssub_5_ssub_8_ssub_9 21602 0, // DTriple:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21603 0, // DTriple:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21604 0, // DTriple:ssub_6_ssub_7_dsub_5 21605 0, // DTriple:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21606 0, // DTriple:ssub_6_ssub_7_dsub_5_dsub_7 21607 0, // DTriple:ssub_6_ssub_7_ssub_8_ssub_9 21608 0, // DTriple:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21609 0, // DTriple:ssub_8_ssub_9_ssub_12_ssub_13 21610 0, // DTriple:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21611 0, // DTriple:dsub_5_dsub_7 21612 0, // DTriple:dsub_5_ssub_12_ssub_13_dsub_7 21613 0, // DTriple:dsub_5_ssub_12_ssub_13 21614 0, // DTriple:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21615 }, 21616 { // DTripleSpc 21617 51, // DTripleSpc:dsub_0 -> DPR 21618 0, // DTripleSpc:dsub_1 21619 51, // DTripleSpc:dsub_2 -> DPR 21620 0, // DTripleSpc:dsub_3 21621 51, // DTripleSpc:dsub_4 -> DPR 21622 0, // DTripleSpc:dsub_5 21623 0, // DTripleSpc:dsub_6 21624 0, // DTripleSpc:dsub_7 21625 0, // DTripleSpc:gsub_0 21626 0, // DTripleSpc:gsub_1 21627 0, // DTripleSpc:qqsub_0 21628 0, // DTripleSpc:qqsub_1 21629 0, // DTripleSpc:qsub_0 21630 0, // DTripleSpc:qsub_1 21631 0, // DTripleSpc:qsub_2 21632 0, // DTripleSpc:qsub_3 21633 3, // DTripleSpc:ssub_0 -> SPR 21634 3, // DTripleSpc:ssub_1 -> SPR 21635 0, // DTripleSpc:ssub_2 21636 0, // DTripleSpc:ssub_3 21637 3, // DTripleSpc:ssub_4 -> SPR 21638 3, // DTripleSpc:ssub_5 -> SPR 21639 0, // DTripleSpc:ssub_6 21640 0, // DTripleSpc:ssub_7 21641 3, // DTripleSpc:ssub_8 -> SPR 21642 3, // DTripleSpc:ssub_9 -> SPR 21643 0, // DTripleSpc:ssub_10 21644 0, // DTripleSpc:ssub_11 21645 0, // DTripleSpc:ssub_12 21646 0, // DTripleSpc:ssub_13 21647 0, // DTripleSpc:ssub_14 21648 0, // DTripleSpc:ssub_15 21649 62, // DTripleSpc:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc 21650 0, // DTripleSpc:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21651 0, // DTripleSpc:ssub_2_ssub_3_ssub_6_ssub_7 21652 0, // DTripleSpc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21653 0, // DTripleSpc:ssub_2_ssub_3_ssub_4_ssub_5 21654 0, // DTripleSpc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21655 0, // DTripleSpc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21656 0, // DTripleSpc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21657 0, // DTripleSpc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21658 0, // DTripleSpc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21659 62, // DTripleSpc:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc 21660 0, // DTripleSpc:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21661 0, // DTripleSpc:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21662 0, // DTripleSpc:ssub_6_ssub_7_dsub_5 21663 0, // DTripleSpc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21664 0, // DTripleSpc:ssub_6_ssub_7_dsub_5_dsub_7 21665 0, // DTripleSpc:ssub_6_ssub_7_ssub_8_ssub_9 21666 0, // DTripleSpc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21667 0, // DTripleSpc:ssub_8_ssub_9_ssub_12_ssub_13 21668 0, // DTripleSpc:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21669 0, // DTripleSpc:dsub_5_dsub_7 21670 0, // DTripleSpc:dsub_5_ssub_12_ssub_13_dsub_7 21671 0, // DTripleSpc:dsub_5_ssub_12_ssub_13 21672 0, // DTripleSpc:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21673 }, 21674 { // DTripleSpc_with_ssub_0 21675 4, // DTripleSpc_with_ssub_0:dsub_0 -> FPWithVPR_with_ssub_0 21676 0, // DTripleSpc_with_ssub_0:dsub_1 21677 51, // DTripleSpc_with_ssub_0:dsub_2 -> DPR 21678 0, // DTripleSpc_with_ssub_0:dsub_3 21679 51, // DTripleSpc_with_ssub_0:dsub_4 -> DPR 21680 0, // DTripleSpc_with_ssub_0:dsub_5 21681 0, // DTripleSpc_with_ssub_0:dsub_6 21682 0, // DTripleSpc_with_ssub_0:dsub_7 21683 0, // DTripleSpc_with_ssub_0:gsub_0 21684 0, // DTripleSpc_with_ssub_0:gsub_1 21685 0, // DTripleSpc_with_ssub_0:qqsub_0 21686 0, // DTripleSpc_with_ssub_0:qqsub_1 21687 0, // DTripleSpc_with_ssub_0:qsub_0 21688 0, // DTripleSpc_with_ssub_0:qsub_1 21689 0, // DTripleSpc_with_ssub_0:qsub_2 21690 0, // DTripleSpc_with_ssub_0:qsub_3 21691 3, // DTripleSpc_with_ssub_0:ssub_0 -> SPR 21692 3, // DTripleSpc_with_ssub_0:ssub_1 -> SPR 21693 0, // DTripleSpc_with_ssub_0:ssub_2 21694 0, // DTripleSpc_with_ssub_0:ssub_3 21695 3, // DTripleSpc_with_ssub_0:ssub_4 -> SPR 21696 3, // DTripleSpc_with_ssub_0:ssub_5 -> SPR 21697 0, // DTripleSpc_with_ssub_0:ssub_6 21698 0, // DTripleSpc_with_ssub_0:ssub_7 21699 3, // DTripleSpc_with_ssub_0:ssub_8 -> SPR 21700 3, // DTripleSpc_with_ssub_0:ssub_9 -> SPR 21701 0, // DTripleSpc_with_ssub_0:ssub_10 21702 0, // DTripleSpc_with_ssub_0:ssub_11 21703 0, // DTripleSpc_with_ssub_0:ssub_12 21704 0, // DTripleSpc_with_ssub_0:ssub_13 21705 0, // DTripleSpc_with_ssub_0:ssub_14 21706 0, // DTripleSpc_with_ssub_0:ssub_15 21707 63, // DTripleSpc_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_0 21708 0, // DTripleSpc_with_ssub_0:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21709 0, // DTripleSpc_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7 21710 0, // DTripleSpc_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21711 0, // DTripleSpc_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5 21712 0, // DTripleSpc_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21713 0, // DTripleSpc_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21714 0, // DTripleSpc_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21715 0, // DTripleSpc_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21716 0, // DTripleSpc_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21717 62, // DTripleSpc_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc 21718 0, // DTripleSpc_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21719 0, // DTripleSpc_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21720 0, // DTripleSpc_with_ssub_0:ssub_6_ssub_7_dsub_5 21721 0, // DTripleSpc_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21722 0, // DTripleSpc_with_ssub_0:ssub_6_ssub_7_dsub_5_dsub_7 21723 0, // DTripleSpc_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9 21724 0, // DTripleSpc_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21725 0, // DTripleSpc_with_ssub_0:ssub_8_ssub_9_ssub_12_ssub_13 21726 0, // DTripleSpc_with_ssub_0:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21727 0, // DTripleSpc_with_ssub_0:dsub_5_dsub_7 21728 0, // DTripleSpc_with_ssub_0:dsub_5_ssub_12_ssub_13_dsub_7 21729 0, // DTripleSpc_with_ssub_0:dsub_5_ssub_12_ssub_13 21730 0, // DTripleSpc_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21731 }, 21732 { // DTriple_with_ssub_0 21733 4, // DTriple_with_ssub_0:dsub_0 -> FPWithVPR_with_ssub_0 21734 51, // DTriple_with_ssub_0:dsub_1 -> DPR 21735 51, // DTriple_with_ssub_0:dsub_2 -> DPR 21736 0, // DTriple_with_ssub_0:dsub_3 21737 0, // DTriple_with_ssub_0:dsub_4 21738 0, // DTriple_with_ssub_0:dsub_5 21739 0, // DTriple_with_ssub_0:dsub_6 21740 0, // DTriple_with_ssub_0:dsub_7 21741 0, // DTriple_with_ssub_0:gsub_0 21742 0, // DTriple_with_ssub_0:gsub_1 21743 0, // DTriple_with_ssub_0:qqsub_0 21744 0, // DTriple_with_ssub_0:qqsub_1 21745 68, // DTriple_with_ssub_0:qsub_0 -> DPair_with_ssub_0 21746 0, // DTriple_with_ssub_0:qsub_1 21747 0, // DTriple_with_ssub_0:qsub_2 21748 0, // DTriple_with_ssub_0:qsub_3 21749 3, // DTriple_with_ssub_0:ssub_0 -> SPR 21750 3, // DTriple_with_ssub_0:ssub_1 -> SPR 21751 3, // DTriple_with_ssub_0:ssub_2 -> SPR 21752 3, // DTriple_with_ssub_0:ssub_3 -> SPR 21753 3, // DTriple_with_ssub_0:ssub_4 -> SPR 21754 3, // DTriple_with_ssub_0:ssub_5 -> SPR 21755 0, // DTriple_with_ssub_0:ssub_6 21756 0, // DTriple_with_ssub_0:ssub_7 21757 0, // DTriple_with_ssub_0:ssub_8 21758 0, // DTriple_with_ssub_0:ssub_9 21759 0, // DTriple_with_ssub_0:ssub_10 21760 0, // DTriple_with_ssub_0:ssub_11 21761 0, // DTriple_with_ssub_0:ssub_12 21762 0, // DTriple_with_ssub_0:ssub_13 21763 0, // DTriple_with_ssub_0:ssub_14 21764 0, // DTriple_with_ssub_0:ssub_15 21765 63, // DTriple_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_0 21766 0, // DTriple_with_ssub_0:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21767 0, // DTriple_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7 21768 0, // DTriple_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21769 67, // DTriple_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair 21770 0, // DTriple_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21771 0, // DTriple_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21772 0, // DTriple_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21773 0, // DTriple_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21774 0, // DTriple_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21775 0, // DTriple_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9 21776 0, // DTriple_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21777 0, // DTriple_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21778 0, // DTriple_with_ssub_0:ssub_6_ssub_7_dsub_5 21779 0, // DTriple_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21780 0, // DTriple_with_ssub_0:ssub_6_ssub_7_dsub_5_dsub_7 21781 0, // DTriple_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9 21782 0, // DTriple_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21783 0, // DTriple_with_ssub_0:ssub_8_ssub_9_ssub_12_ssub_13 21784 0, // DTriple_with_ssub_0:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21785 0, // DTriple_with_ssub_0:dsub_5_dsub_7 21786 0, // DTriple_with_ssub_0:dsub_5_ssub_12_ssub_13_dsub_7 21787 0, // DTriple_with_ssub_0:dsub_5_ssub_12_ssub_13 21788 0, // DTriple_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21789 }, 21790 { // DTriple_with_qsub_0_in_QPR 21791 51, // DTriple_with_qsub_0_in_QPR:dsub_0 -> DPR 21792 51, // DTriple_with_qsub_0_in_QPR:dsub_1 -> DPR 21793 51, // DTriple_with_qsub_0_in_QPR:dsub_2 -> DPR 21794 0, // DTriple_with_qsub_0_in_QPR:dsub_3 21795 0, // DTriple_with_qsub_0_in_QPR:dsub_4 21796 0, // DTriple_with_qsub_0_in_QPR:dsub_5 21797 0, // DTriple_with_qsub_0_in_QPR:dsub_6 21798 0, // DTriple_with_qsub_0_in_QPR:dsub_7 21799 0, // DTriple_with_qsub_0_in_QPR:gsub_0 21800 0, // DTriple_with_qsub_0_in_QPR:gsub_1 21801 0, // DTriple_with_qsub_0_in_QPR:qqsub_0 21802 0, // DTriple_with_qsub_0_in_QPR:qqsub_1 21803 69, // DTriple_with_qsub_0_in_QPR:qsub_0 -> QPR 21804 0, // DTriple_with_qsub_0_in_QPR:qsub_1 21805 0, // DTriple_with_qsub_0_in_QPR:qsub_2 21806 0, // DTriple_with_qsub_0_in_QPR:qsub_3 21807 3, // DTriple_with_qsub_0_in_QPR:ssub_0 -> SPR 21808 3, // DTriple_with_qsub_0_in_QPR:ssub_1 -> SPR 21809 3, // DTriple_with_qsub_0_in_QPR:ssub_2 -> SPR 21810 3, // DTriple_with_qsub_0_in_QPR:ssub_3 -> SPR 21811 3, // DTriple_with_qsub_0_in_QPR:ssub_4 -> SPR 21812 3, // DTriple_with_qsub_0_in_QPR:ssub_5 -> SPR 21813 0, // DTriple_with_qsub_0_in_QPR:ssub_6 21814 0, // DTriple_with_qsub_0_in_QPR:ssub_7 21815 0, // DTriple_with_qsub_0_in_QPR:ssub_8 21816 0, // DTriple_with_qsub_0_in_QPR:ssub_9 21817 0, // DTriple_with_qsub_0_in_QPR:ssub_10 21818 0, // DTriple_with_qsub_0_in_QPR:ssub_11 21819 0, // DTriple_with_qsub_0_in_QPR:ssub_12 21820 0, // DTriple_with_qsub_0_in_QPR:ssub_13 21821 0, // DTriple_with_qsub_0_in_QPR:ssub_14 21822 0, // DTriple_with_qsub_0_in_QPR:ssub_15 21823 62, // DTriple_with_qsub_0_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc 21824 0, // DTriple_with_qsub_0_in_QPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21825 0, // DTriple_with_qsub_0_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7 21826 0, // DTriple_with_qsub_0_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21827 67, // DTriple_with_qsub_0_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair 21828 0, // DTriple_with_qsub_0_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21829 0, // DTriple_with_qsub_0_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21830 0, // DTriple_with_qsub_0_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21831 0, // DTriple_with_qsub_0_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21832 0, // DTriple_with_qsub_0_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21833 0, // DTriple_with_qsub_0_in_QPR:ssub_4_ssub_5_ssub_8_ssub_9 21834 0, // DTriple_with_qsub_0_in_QPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21835 0, // DTriple_with_qsub_0_in_QPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21836 0, // DTriple_with_qsub_0_in_QPR:ssub_6_ssub_7_dsub_5 21837 0, // DTriple_with_qsub_0_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21838 0, // DTriple_with_qsub_0_in_QPR:ssub_6_ssub_7_dsub_5_dsub_7 21839 0, // DTriple_with_qsub_0_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9 21840 0, // DTriple_with_qsub_0_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21841 0, // DTriple_with_qsub_0_in_QPR:ssub_8_ssub_9_ssub_12_ssub_13 21842 0, // DTriple_with_qsub_0_in_QPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21843 0, // DTriple_with_qsub_0_in_QPR:dsub_5_dsub_7 21844 0, // DTriple_with_qsub_0_in_QPR:dsub_5_ssub_12_ssub_13_dsub_7 21845 0, // DTriple_with_qsub_0_in_QPR:dsub_5_ssub_12_ssub_13 21846 0, // DTriple_with_qsub_0_in_QPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21847 }, 21848 { // DTriple_with_ssub_2 21849 52, // DTriple_with_ssub_2:dsub_0 -> DPR_VFP2 21850 52, // DTriple_with_ssub_2:dsub_1 -> DPR_VFP2 21851 51, // DTriple_with_ssub_2:dsub_2 -> DPR 21852 0, // DTriple_with_ssub_2:dsub_3 21853 0, // DTriple_with_ssub_2:dsub_4 21854 0, // DTriple_with_ssub_2:dsub_5 21855 0, // DTriple_with_ssub_2:dsub_6 21856 0, // DTriple_with_ssub_2:dsub_7 21857 0, // DTriple_with_ssub_2:gsub_0 21858 0, // DTriple_with_ssub_2:gsub_1 21859 0, // DTriple_with_ssub_2:qqsub_0 21860 0, // DTriple_with_ssub_2:qqsub_1 21861 70, // DTriple_with_ssub_2:qsub_0 -> DPair_with_ssub_2 21862 0, // DTriple_with_ssub_2:qsub_1 21863 0, // DTriple_with_ssub_2:qsub_2 21864 0, // DTriple_with_ssub_2:qsub_3 21865 3, // DTriple_with_ssub_2:ssub_0 -> SPR 21866 3, // DTriple_with_ssub_2:ssub_1 -> SPR 21867 3, // DTriple_with_ssub_2:ssub_2 -> SPR 21868 3, // DTriple_with_ssub_2:ssub_3 -> SPR 21869 3, // DTriple_with_ssub_2:ssub_4 -> SPR 21870 3, // DTriple_with_ssub_2:ssub_5 -> SPR 21871 0, // DTriple_with_ssub_2:ssub_6 21872 0, // DTriple_with_ssub_2:ssub_7 21873 0, // DTriple_with_ssub_2:ssub_8 21874 0, // DTriple_with_ssub_2:ssub_9 21875 0, // DTriple_with_ssub_2:ssub_10 21876 0, // DTriple_with_ssub_2:ssub_11 21877 0, // DTriple_with_ssub_2:ssub_12 21878 0, // DTriple_with_ssub_2:ssub_13 21879 0, // DTriple_with_ssub_2:ssub_14 21880 0, // DTriple_with_ssub_2:ssub_15 21881 63, // DTriple_with_ssub_2:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_0 21882 0, // DTriple_with_ssub_2:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21883 0, // DTriple_with_ssub_2:ssub_2_ssub_3_ssub_6_ssub_7 21884 0, // DTriple_with_ssub_2:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21885 68, // DTriple_with_ssub_2:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_0 21886 0, // DTriple_with_ssub_2:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21887 0, // DTriple_with_ssub_2:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21888 0, // DTriple_with_ssub_2:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21889 0, // DTriple_with_ssub_2:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21890 0, // DTriple_with_ssub_2:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21891 0, // DTriple_with_ssub_2:ssub_4_ssub_5_ssub_8_ssub_9 21892 0, // DTriple_with_ssub_2:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21893 0, // DTriple_with_ssub_2:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21894 0, // DTriple_with_ssub_2:ssub_6_ssub_7_dsub_5 21895 0, // DTriple_with_ssub_2:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21896 0, // DTriple_with_ssub_2:ssub_6_ssub_7_dsub_5_dsub_7 21897 0, // DTriple_with_ssub_2:ssub_6_ssub_7_ssub_8_ssub_9 21898 0, // DTriple_with_ssub_2:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21899 0, // DTriple_with_ssub_2:ssub_8_ssub_9_ssub_12_ssub_13 21900 0, // DTriple_with_ssub_2:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21901 0, // DTriple_with_ssub_2:dsub_5_dsub_7 21902 0, // DTriple_with_ssub_2:dsub_5_ssub_12_ssub_13_dsub_7 21903 0, // DTriple_with_ssub_2:dsub_5_ssub_12_ssub_13 21904 0, // DTriple_with_ssub_2:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21905 }, 21906 { // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 21907 51, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_0 -> DPR 21908 51, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_1 -> DPR 21909 51, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_2 -> DPR 21910 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_3 21911 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_4 21912 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5 21913 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_6 21914 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_7 21915 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:gsub_0 21916 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:gsub_1 21917 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qqsub_0 21918 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qqsub_1 21919 67, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_0 -> DPair 21920 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_1 21921 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_2 21922 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_3 21923 3, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0 -> SPR 21924 3, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_1 -> SPR 21925 3, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2 -> SPR 21926 3, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_3 -> SPR 21927 3, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4 -> SPR 21928 3, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_5 -> SPR 21929 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6 21930 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_7 21931 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_8 21932 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_9 21933 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_10 21934 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_11 21935 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_12 21936 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_13 21937 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_14 21938 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_15 21939 62, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc 21940 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21941 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7 21942 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 21943 69, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5 -> QPR 21944 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 21945 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21946 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 21947 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 21948 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21949 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_8_ssub_9 21950 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 21951 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 21952 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_dsub_5 21953 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 21954 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_dsub_5_dsub_7 21955 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9 21956 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21957 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_8_ssub_9_ssub_12_ssub_13 21958 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 21959 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5_dsub_7 21960 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5_ssub_12_ssub_13_dsub_7 21961 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5_ssub_12_ssub_13 21962 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 21963 }, 21964 { // DTripleSpc_with_ssub_4 21965 52, // DTripleSpc_with_ssub_4:dsub_0 -> DPR_VFP2 21966 0, // DTripleSpc_with_ssub_4:dsub_1 21967 52, // DTripleSpc_with_ssub_4:dsub_2 -> DPR_VFP2 21968 0, // DTripleSpc_with_ssub_4:dsub_3 21969 51, // DTripleSpc_with_ssub_4:dsub_4 -> DPR 21970 0, // DTripleSpc_with_ssub_4:dsub_5 21971 0, // DTripleSpc_with_ssub_4:dsub_6 21972 0, // DTripleSpc_with_ssub_4:dsub_7 21973 0, // DTripleSpc_with_ssub_4:gsub_0 21974 0, // DTripleSpc_with_ssub_4:gsub_1 21975 0, // DTripleSpc_with_ssub_4:qqsub_0 21976 0, // DTripleSpc_with_ssub_4:qqsub_1 21977 0, // DTripleSpc_with_ssub_4:qsub_0 21978 0, // DTripleSpc_with_ssub_4:qsub_1 21979 0, // DTripleSpc_with_ssub_4:qsub_2 21980 0, // DTripleSpc_with_ssub_4:qsub_3 21981 3, // DTripleSpc_with_ssub_4:ssub_0 -> SPR 21982 3, // DTripleSpc_with_ssub_4:ssub_1 -> SPR 21983 0, // DTripleSpc_with_ssub_4:ssub_2 21984 0, // DTripleSpc_with_ssub_4:ssub_3 21985 3, // DTripleSpc_with_ssub_4:ssub_4 -> SPR 21986 3, // DTripleSpc_with_ssub_4:ssub_5 -> SPR 21987 0, // DTripleSpc_with_ssub_4:ssub_6 21988 0, // DTripleSpc_with_ssub_4:ssub_7 21989 3, // DTripleSpc_with_ssub_4:ssub_8 -> SPR 21990 3, // DTripleSpc_with_ssub_4:ssub_9 -> SPR 21991 0, // DTripleSpc_with_ssub_4:ssub_10 21992 0, // DTripleSpc_with_ssub_4:ssub_11 21993 0, // DTripleSpc_with_ssub_4:ssub_12 21994 0, // DTripleSpc_with_ssub_4:ssub_13 21995 0, // DTripleSpc_with_ssub_4:ssub_14 21996 0, // DTripleSpc_with_ssub_4:ssub_15 21997 64, // DTripleSpc_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 21998 0, // DTripleSpc_with_ssub_4:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 21999 0, // DTripleSpc_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7 22000 0, // DTripleSpc_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22001 0, // DTripleSpc_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5 22002 0, // DTripleSpc_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22003 0, // DTripleSpc_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22004 0, // DTripleSpc_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22005 0, // DTripleSpc_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22006 0, // DTripleSpc_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22007 63, // DTripleSpc_with_ssub_4:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_ssub_0 22008 0, // DTripleSpc_with_ssub_4:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22009 0, // DTripleSpc_with_ssub_4:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22010 0, // DTripleSpc_with_ssub_4:ssub_6_ssub_7_dsub_5 22011 0, // DTripleSpc_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22012 0, // DTripleSpc_with_ssub_4:ssub_6_ssub_7_dsub_5_dsub_7 22013 0, // DTripleSpc_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9 22014 0, // DTripleSpc_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22015 0, // DTripleSpc_with_ssub_4:ssub_8_ssub_9_ssub_12_ssub_13 22016 0, // DTripleSpc_with_ssub_4:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22017 0, // DTripleSpc_with_ssub_4:dsub_5_dsub_7 22018 0, // DTripleSpc_with_ssub_4:dsub_5_ssub_12_ssub_13_dsub_7 22019 0, // DTripleSpc_with_ssub_4:dsub_5_ssub_12_ssub_13 22020 0, // DTripleSpc_with_ssub_4:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22021 }, 22022 { // DTriple_with_ssub_4 22023 52, // DTriple_with_ssub_4:dsub_0 -> DPR_VFP2 22024 52, // DTriple_with_ssub_4:dsub_1 -> DPR_VFP2 22025 52, // DTriple_with_ssub_4:dsub_2 -> DPR_VFP2 22026 0, // DTriple_with_ssub_4:dsub_3 22027 0, // DTriple_with_ssub_4:dsub_4 22028 0, // DTriple_with_ssub_4:dsub_5 22029 0, // DTriple_with_ssub_4:dsub_6 22030 0, // DTriple_with_ssub_4:dsub_7 22031 0, // DTriple_with_ssub_4:gsub_0 22032 0, // DTriple_with_ssub_4:gsub_1 22033 0, // DTriple_with_ssub_4:qqsub_0 22034 0, // DTriple_with_ssub_4:qqsub_1 22035 70, // DTriple_with_ssub_4:qsub_0 -> DPair_with_ssub_2 22036 0, // DTriple_with_ssub_4:qsub_1 22037 0, // DTriple_with_ssub_4:qsub_2 22038 0, // DTriple_with_ssub_4:qsub_3 22039 3, // DTriple_with_ssub_4:ssub_0 -> SPR 22040 3, // DTriple_with_ssub_4:ssub_1 -> SPR 22041 3, // DTriple_with_ssub_4:ssub_2 -> SPR 22042 3, // DTriple_with_ssub_4:ssub_3 -> SPR 22043 3, // DTriple_with_ssub_4:ssub_4 -> SPR 22044 3, // DTriple_with_ssub_4:ssub_5 -> SPR 22045 0, // DTriple_with_ssub_4:ssub_6 22046 0, // DTriple_with_ssub_4:ssub_7 22047 0, // DTriple_with_ssub_4:ssub_8 22048 0, // DTriple_with_ssub_4:ssub_9 22049 0, // DTriple_with_ssub_4:ssub_10 22050 0, // DTriple_with_ssub_4:ssub_11 22051 0, // DTriple_with_ssub_4:ssub_12 22052 0, // DTriple_with_ssub_4:ssub_13 22053 0, // DTriple_with_ssub_4:ssub_14 22054 0, // DTriple_with_ssub_4:ssub_15 22055 64, // DTriple_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 22056 0, // DTriple_with_ssub_4:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22057 0, // DTriple_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7 22058 0, // DTriple_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22059 70, // DTriple_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_2 22060 0, // DTriple_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22061 0, // DTriple_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22062 0, // DTriple_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22063 0, // DTriple_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22064 0, // DTriple_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22065 0, // DTriple_with_ssub_4:ssub_4_ssub_5_ssub_8_ssub_9 22066 0, // DTriple_with_ssub_4:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22067 0, // DTriple_with_ssub_4:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22068 0, // DTriple_with_ssub_4:ssub_6_ssub_7_dsub_5 22069 0, // DTriple_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22070 0, // DTriple_with_ssub_4:ssub_6_ssub_7_dsub_5_dsub_7 22071 0, // DTriple_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9 22072 0, // DTriple_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22073 0, // DTriple_with_ssub_4:ssub_8_ssub_9_ssub_12_ssub_13 22074 0, // DTriple_with_ssub_4:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22075 0, // DTriple_with_ssub_4:dsub_5_dsub_7 22076 0, // DTriple_with_ssub_4:dsub_5_ssub_12_ssub_13_dsub_7 22077 0, // DTriple_with_ssub_4:dsub_5_ssub_12_ssub_13 22078 0, // DTriple_with_ssub_4:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22079 }, 22080 { // DTripleSpc_with_ssub_8 22081 52, // DTripleSpc_with_ssub_8:dsub_0 -> DPR_VFP2 22082 0, // DTripleSpc_with_ssub_8:dsub_1 22083 52, // DTripleSpc_with_ssub_8:dsub_2 -> DPR_VFP2 22084 0, // DTripleSpc_with_ssub_8:dsub_3 22085 52, // DTripleSpc_with_ssub_8:dsub_4 -> DPR_VFP2 22086 0, // DTripleSpc_with_ssub_8:dsub_5 22087 0, // DTripleSpc_with_ssub_8:dsub_6 22088 0, // DTripleSpc_with_ssub_8:dsub_7 22089 0, // DTripleSpc_with_ssub_8:gsub_0 22090 0, // DTripleSpc_with_ssub_8:gsub_1 22091 0, // DTripleSpc_with_ssub_8:qqsub_0 22092 0, // DTripleSpc_with_ssub_8:qqsub_1 22093 0, // DTripleSpc_with_ssub_8:qsub_0 22094 0, // DTripleSpc_with_ssub_8:qsub_1 22095 0, // DTripleSpc_with_ssub_8:qsub_2 22096 0, // DTripleSpc_with_ssub_8:qsub_3 22097 3, // DTripleSpc_with_ssub_8:ssub_0 -> SPR 22098 3, // DTripleSpc_with_ssub_8:ssub_1 -> SPR 22099 0, // DTripleSpc_with_ssub_8:ssub_2 22100 0, // DTripleSpc_with_ssub_8:ssub_3 22101 3, // DTripleSpc_with_ssub_8:ssub_4 -> SPR 22102 3, // DTripleSpc_with_ssub_8:ssub_5 -> SPR 22103 0, // DTripleSpc_with_ssub_8:ssub_6 22104 0, // DTripleSpc_with_ssub_8:ssub_7 22105 3, // DTripleSpc_with_ssub_8:ssub_8 -> SPR 22106 3, // DTripleSpc_with_ssub_8:ssub_9 -> SPR 22107 0, // DTripleSpc_with_ssub_8:ssub_10 22108 0, // DTripleSpc_with_ssub_8:ssub_11 22109 0, // DTripleSpc_with_ssub_8:ssub_12 22110 0, // DTripleSpc_with_ssub_8:ssub_13 22111 0, // DTripleSpc_with_ssub_8:ssub_14 22112 0, // DTripleSpc_with_ssub_8:ssub_15 22113 64, // DTripleSpc_with_ssub_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 22114 0, // DTripleSpc_with_ssub_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22115 0, // DTripleSpc_with_ssub_8:ssub_2_ssub_3_ssub_6_ssub_7 22116 0, // DTripleSpc_with_ssub_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22117 0, // DTripleSpc_with_ssub_8:ssub_2_ssub_3_ssub_4_ssub_5 22118 0, // DTripleSpc_with_ssub_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22119 0, // DTripleSpc_with_ssub_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22120 0, // DTripleSpc_with_ssub_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22121 0, // DTripleSpc_with_ssub_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22122 0, // DTripleSpc_with_ssub_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22123 64, // DTripleSpc_with_ssub_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_ssub_4 22124 0, // DTripleSpc_with_ssub_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22125 0, // DTripleSpc_with_ssub_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22126 0, // DTripleSpc_with_ssub_8:ssub_6_ssub_7_dsub_5 22127 0, // DTripleSpc_with_ssub_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22128 0, // DTripleSpc_with_ssub_8:ssub_6_ssub_7_dsub_5_dsub_7 22129 0, // DTripleSpc_with_ssub_8:ssub_6_ssub_7_ssub_8_ssub_9 22130 0, // DTripleSpc_with_ssub_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22131 0, // DTripleSpc_with_ssub_8:ssub_8_ssub_9_ssub_12_ssub_13 22132 0, // DTripleSpc_with_ssub_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22133 0, // DTripleSpc_with_ssub_8:dsub_5_dsub_7 22134 0, // DTripleSpc_with_ssub_8:dsub_5_ssub_12_ssub_13_dsub_7 22135 0, // DTripleSpc_with_ssub_8:dsub_5_ssub_12_ssub_13 22136 0, // DTripleSpc_with_ssub_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22137 }, 22138 { // DTripleSpc_with_dsub_0_in_DPR_8 22139 20, // DTripleSpc_with_dsub_0_in_DPR_8:dsub_0 -> FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 22140 0, // DTripleSpc_with_dsub_0_in_DPR_8:dsub_1 22141 52, // DTripleSpc_with_dsub_0_in_DPR_8:dsub_2 -> DPR_VFP2 22142 0, // DTripleSpc_with_dsub_0_in_DPR_8:dsub_3 22143 52, // DTripleSpc_with_dsub_0_in_DPR_8:dsub_4 -> DPR_VFP2 22144 0, // DTripleSpc_with_dsub_0_in_DPR_8:dsub_5 22145 0, // DTripleSpc_with_dsub_0_in_DPR_8:dsub_6 22146 0, // DTripleSpc_with_dsub_0_in_DPR_8:dsub_7 22147 0, // DTripleSpc_with_dsub_0_in_DPR_8:gsub_0 22148 0, // DTripleSpc_with_dsub_0_in_DPR_8:gsub_1 22149 0, // DTripleSpc_with_dsub_0_in_DPR_8:qqsub_0 22150 0, // DTripleSpc_with_dsub_0_in_DPR_8:qqsub_1 22151 0, // DTripleSpc_with_dsub_0_in_DPR_8:qsub_0 22152 0, // DTripleSpc_with_dsub_0_in_DPR_8:qsub_1 22153 0, // DTripleSpc_with_dsub_0_in_DPR_8:qsub_2 22154 0, // DTripleSpc_with_dsub_0_in_DPR_8:qsub_3 22155 8, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_0 -> SPR_8 22156 8, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_1 -> SPR_8 22157 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_2 22158 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_3 22159 3, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_4 -> SPR 22160 3, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_5 -> SPR 22161 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_6 22162 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_7 22163 3, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_8 -> SPR 22164 3, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_9 -> SPR 22165 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_10 22166 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_11 22167 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_12 22168 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_13 22169 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_14 22170 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_15 22171 65, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_0_in_DPR_8 22172 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22173 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 22174 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22175 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 22176 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22177 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22178 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22179 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22180 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22181 64, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_ssub_4 22182 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22183 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22184 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5 22185 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22186 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 22187 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 22188 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22189 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 22190 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22191 0, // DTripleSpc_with_dsub_0_in_DPR_8:dsub_5_dsub_7 22192 0, // DTripleSpc_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 22193 0, // DTripleSpc_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13 22194 0, // DTripleSpc_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22195 }, 22196 { // DTriple_with_dsub_0_in_DPR_8 22197 20, // DTriple_with_dsub_0_in_DPR_8:dsub_0 -> FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 22198 52, // DTriple_with_dsub_0_in_DPR_8:dsub_1 -> DPR_VFP2 22199 52, // DTriple_with_dsub_0_in_DPR_8:dsub_2 -> DPR_VFP2 22200 0, // DTriple_with_dsub_0_in_DPR_8:dsub_3 22201 0, // DTriple_with_dsub_0_in_DPR_8:dsub_4 22202 0, // DTriple_with_dsub_0_in_DPR_8:dsub_5 22203 0, // DTriple_with_dsub_0_in_DPR_8:dsub_6 22204 0, // DTriple_with_dsub_0_in_DPR_8:dsub_7 22205 0, // DTriple_with_dsub_0_in_DPR_8:gsub_0 22206 0, // DTriple_with_dsub_0_in_DPR_8:gsub_1 22207 0, // DTriple_with_dsub_0_in_DPR_8:qqsub_0 22208 0, // DTriple_with_dsub_0_in_DPR_8:qqsub_1 22209 71, // DTriple_with_dsub_0_in_DPR_8:qsub_0 -> DPair_with_dsub_0_in_DPR_8 22210 0, // DTriple_with_dsub_0_in_DPR_8:qsub_1 22211 0, // DTriple_with_dsub_0_in_DPR_8:qsub_2 22212 0, // DTriple_with_dsub_0_in_DPR_8:qsub_3 22213 8, // DTriple_with_dsub_0_in_DPR_8:ssub_0 -> SPR_8 22214 8, // DTriple_with_dsub_0_in_DPR_8:ssub_1 -> SPR_8 22215 3, // DTriple_with_dsub_0_in_DPR_8:ssub_2 -> SPR 22216 3, // DTriple_with_dsub_0_in_DPR_8:ssub_3 -> SPR 22217 3, // DTriple_with_dsub_0_in_DPR_8:ssub_4 -> SPR 22218 3, // DTriple_with_dsub_0_in_DPR_8:ssub_5 -> SPR 22219 0, // DTriple_with_dsub_0_in_DPR_8:ssub_6 22220 0, // DTriple_with_dsub_0_in_DPR_8:ssub_7 22221 0, // DTriple_with_dsub_0_in_DPR_8:ssub_8 22222 0, // DTriple_with_dsub_0_in_DPR_8:ssub_9 22223 0, // DTriple_with_dsub_0_in_DPR_8:ssub_10 22224 0, // DTriple_with_dsub_0_in_DPR_8:ssub_11 22225 0, // DTriple_with_dsub_0_in_DPR_8:ssub_12 22226 0, // DTriple_with_dsub_0_in_DPR_8:ssub_13 22227 0, // DTriple_with_dsub_0_in_DPR_8:ssub_14 22228 0, // DTriple_with_dsub_0_in_DPR_8:ssub_15 22229 65, // DTriple_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_0_in_DPR_8 22230 0, // DTriple_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22231 0, // DTriple_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 22232 0, // DTriple_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22233 70, // DTriple_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_2 22234 0, // DTriple_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22235 0, // DTriple_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22236 0, // DTriple_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22237 0, // DTriple_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22238 0, // DTriple_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22239 0, // DTriple_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 22240 0, // DTriple_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22241 0, // DTriple_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22242 0, // DTriple_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5 22243 0, // DTriple_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22244 0, // DTriple_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 22245 0, // DTriple_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 22246 0, // DTriple_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22247 0, // DTriple_with_dsub_0_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 22248 0, // DTriple_with_dsub_0_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22249 0, // DTriple_with_dsub_0_in_DPR_8:dsub_5_dsub_7 22250 0, // DTriple_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 22251 0, // DTriple_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13 22252 0, // DTriple_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22253 }, 22254 { // DTriple_with_qsub_0_in_MQPR 22255 52, // DTriple_with_qsub_0_in_MQPR:dsub_0 -> DPR_VFP2 22256 52, // DTriple_with_qsub_0_in_MQPR:dsub_1 -> DPR_VFP2 22257 51, // DTriple_with_qsub_0_in_MQPR:dsub_2 -> DPR 22258 0, // DTriple_with_qsub_0_in_MQPR:dsub_3 22259 0, // DTriple_with_qsub_0_in_MQPR:dsub_4 22260 0, // DTriple_with_qsub_0_in_MQPR:dsub_5 22261 0, // DTriple_with_qsub_0_in_MQPR:dsub_6 22262 0, // DTriple_with_qsub_0_in_MQPR:dsub_7 22263 0, // DTriple_with_qsub_0_in_MQPR:gsub_0 22264 0, // DTriple_with_qsub_0_in_MQPR:gsub_1 22265 0, // DTriple_with_qsub_0_in_MQPR:qqsub_0 22266 0, // DTriple_with_qsub_0_in_MQPR:qqsub_1 22267 72, // DTriple_with_qsub_0_in_MQPR:qsub_0 -> MQPR 22268 0, // DTriple_with_qsub_0_in_MQPR:qsub_1 22269 0, // DTriple_with_qsub_0_in_MQPR:qsub_2 22270 0, // DTriple_with_qsub_0_in_MQPR:qsub_3 22271 3, // DTriple_with_qsub_0_in_MQPR:ssub_0 -> SPR 22272 3, // DTriple_with_qsub_0_in_MQPR:ssub_1 -> SPR 22273 3, // DTriple_with_qsub_0_in_MQPR:ssub_2 -> SPR 22274 3, // DTriple_with_qsub_0_in_MQPR:ssub_3 -> SPR 22275 3, // DTriple_with_qsub_0_in_MQPR:ssub_4 -> SPR 22276 3, // DTriple_with_qsub_0_in_MQPR:ssub_5 -> SPR 22277 0, // DTriple_with_qsub_0_in_MQPR:ssub_6 22278 0, // DTriple_with_qsub_0_in_MQPR:ssub_7 22279 0, // DTriple_with_qsub_0_in_MQPR:ssub_8 22280 0, // DTriple_with_qsub_0_in_MQPR:ssub_9 22281 0, // DTriple_with_qsub_0_in_MQPR:ssub_10 22282 0, // DTriple_with_qsub_0_in_MQPR:ssub_11 22283 0, // DTriple_with_qsub_0_in_MQPR:ssub_12 22284 0, // DTriple_with_qsub_0_in_MQPR:ssub_13 22285 0, // DTriple_with_qsub_0_in_MQPR:ssub_14 22286 0, // DTriple_with_qsub_0_in_MQPR:ssub_15 22287 63, // DTriple_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_0 22288 0, // DTriple_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22289 0, // DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7 22290 0, // DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22291 68, // DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_0 22292 0, // DTriple_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22293 0, // DTriple_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22294 0, // DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22295 0, // DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22296 0, // DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22297 0, // DTriple_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9 22298 0, // DTriple_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22299 0, // DTriple_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22300 0, // DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_dsub_5 22301 0, // DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22302 0, // DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_dsub_5_dsub_7 22303 0, // DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9 22304 0, // DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22305 0, // DTriple_with_qsub_0_in_MQPR:ssub_8_ssub_9_ssub_12_ssub_13 22306 0, // DTriple_with_qsub_0_in_MQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22307 0, // DTriple_with_qsub_0_in_MQPR:dsub_5_dsub_7 22308 0, // DTriple_with_qsub_0_in_MQPR:dsub_5_ssub_12_ssub_13_dsub_7 22309 0, // DTriple_with_qsub_0_in_MQPR:dsub_5_ssub_12_ssub_13 22310 0, // DTriple_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22311 }, 22312 { // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 22313 52, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_0 -> DPR_VFP2 22314 51, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_1 -> DPR 22315 51, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_2 -> DPR 22316 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_3 22317 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_4 22318 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5 22319 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_6 22320 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_7 22321 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:gsub_0 22322 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:gsub_1 22323 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qqsub_0 22324 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qqsub_1 22325 68, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_0 -> DPair_with_ssub_0 22326 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_1 22327 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_2 22328 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_3 22329 3, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0 -> SPR 22330 3, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_1 -> SPR 22331 3, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2 -> SPR 22332 3, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_3 -> SPR 22333 3, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4 -> SPR 22334 3, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_5 -> SPR 22335 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6 22336 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_7 22337 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_8 22338 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_9 22339 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_10 22340 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_11 22341 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_12 22342 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_13 22343 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_14 22344 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_15 22345 63, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_0 22346 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22347 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7 22348 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22349 69, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5 -> QPR 22350 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22351 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22352 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22353 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22354 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22355 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_8_ssub_9 22356 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22357 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22358 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_dsub_5 22359 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22360 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_dsub_5_dsub_7 22361 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9 22362 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22363 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_8_ssub_9_ssub_12_ssub_13 22364 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22365 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5_dsub_7 22366 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5_ssub_12_ssub_13_dsub_7 22367 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5_ssub_12_ssub_13 22368 0, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22369 }, 22370 { // DTriple_with_dsub_1_in_DPR_8 22371 53, // DTriple_with_dsub_1_in_DPR_8:dsub_0 -> DPR_8 22372 53, // DTriple_with_dsub_1_in_DPR_8:dsub_1 -> DPR_8 22373 52, // DTriple_with_dsub_1_in_DPR_8:dsub_2 -> DPR_VFP2 22374 0, // DTriple_with_dsub_1_in_DPR_8:dsub_3 22375 0, // DTriple_with_dsub_1_in_DPR_8:dsub_4 22376 0, // DTriple_with_dsub_1_in_DPR_8:dsub_5 22377 0, // DTriple_with_dsub_1_in_DPR_8:dsub_6 22378 0, // DTriple_with_dsub_1_in_DPR_8:dsub_7 22379 0, // DTriple_with_dsub_1_in_DPR_8:gsub_0 22380 0, // DTriple_with_dsub_1_in_DPR_8:gsub_1 22381 0, // DTriple_with_dsub_1_in_DPR_8:qqsub_0 22382 0, // DTriple_with_dsub_1_in_DPR_8:qqsub_1 22383 74, // DTriple_with_dsub_1_in_DPR_8:qsub_0 -> DPair_with_dsub_1_in_DPR_8 22384 0, // DTriple_with_dsub_1_in_DPR_8:qsub_1 22385 0, // DTriple_with_dsub_1_in_DPR_8:qsub_2 22386 0, // DTriple_with_dsub_1_in_DPR_8:qsub_3 22387 8, // DTriple_with_dsub_1_in_DPR_8:ssub_0 -> SPR_8 22388 8, // DTriple_with_dsub_1_in_DPR_8:ssub_1 -> SPR_8 22389 8, // DTriple_with_dsub_1_in_DPR_8:ssub_2 -> SPR_8 22390 8, // DTriple_with_dsub_1_in_DPR_8:ssub_3 -> SPR_8 22391 3, // DTriple_with_dsub_1_in_DPR_8:ssub_4 -> SPR 22392 3, // DTriple_with_dsub_1_in_DPR_8:ssub_5 -> SPR 22393 0, // DTriple_with_dsub_1_in_DPR_8:ssub_6 22394 0, // DTriple_with_dsub_1_in_DPR_8:ssub_7 22395 0, // DTriple_with_dsub_1_in_DPR_8:ssub_8 22396 0, // DTriple_with_dsub_1_in_DPR_8:ssub_9 22397 0, // DTriple_with_dsub_1_in_DPR_8:ssub_10 22398 0, // DTriple_with_dsub_1_in_DPR_8:ssub_11 22399 0, // DTriple_with_dsub_1_in_DPR_8:ssub_12 22400 0, // DTriple_with_dsub_1_in_DPR_8:ssub_13 22401 0, // DTriple_with_dsub_1_in_DPR_8:ssub_14 22402 0, // DTriple_with_dsub_1_in_DPR_8:ssub_15 22403 65, // DTriple_with_dsub_1_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_0_in_DPR_8 22404 0, // DTriple_with_dsub_1_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22405 0, // DTriple_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 22406 0, // DTriple_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22407 71, // DTriple_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_0_in_DPR_8 22408 0, // DTriple_with_dsub_1_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22409 0, // DTriple_with_dsub_1_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22410 0, // DTriple_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22411 0, // DTriple_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22412 0, // DTriple_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22413 0, // DTriple_with_dsub_1_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 22414 0, // DTriple_with_dsub_1_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22415 0, // DTriple_with_dsub_1_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22416 0, // DTriple_with_dsub_1_in_DPR_8:ssub_6_ssub_7_dsub_5 22417 0, // DTriple_with_dsub_1_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22418 0, // DTriple_with_dsub_1_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 22419 0, // DTriple_with_dsub_1_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 22420 0, // DTriple_with_dsub_1_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22421 0, // DTriple_with_dsub_1_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 22422 0, // DTriple_with_dsub_1_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22423 0, // DTriple_with_dsub_1_in_DPR_8:dsub_5_dsub_7 22424 0, // DTriple_with_dsub_1_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 22425 0, // DTriple_with_dsub_1_in_DPR_8:dsub_5_ssub_12_ssub_13 22426 0, // DTriple_with_dsub_1_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22427 }, 22428 { // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 22429 52, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_0 -> DPR_VFP2 22430 52, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_1 -> DPR_VFP2 22431 52, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_2 -> DPR_VFP2 22432 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_3 22433 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_4 22434 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5 22435 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_6 22436 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_7 22437 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:gsub_0 22438 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:gsub_1 22439 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qqsub_0 22440 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qqsub_1 22441 70, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_0 -> DPair_with_ssub_2 22442 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_1 22443 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_2 22444 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_3 22445 3, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0 -> SPR 22446 3, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_1 -> SPR 22447 3, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2 -> SPR 22448 3, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_3 -> SPR 22449 3, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4 -> SPR 22450 3, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_5 -> SPR 22451 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6 22452 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_7 22453 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8 22454 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_9 22455 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_10 22456 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_11 22457 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_12 22458 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_13 22459 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_14 22460 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_15 22461 64, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 22462 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22463 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7 22464 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22465 73, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> QPR_VFP2 22466 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22467 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22468 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22469 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22470 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22471 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9 22472 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22473 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22474 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_dsub_5 22475 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22476 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_dsub_5_dsub_7 22477 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9 22478 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22479 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8_ssub_9_ssub_12_ssub_13 22480 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22481 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_dsub_7 22482 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_ssub_12_ssub_13_dsub_7 22483 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_ssub_12_ssub_13 22484 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22485 }, 22486 { // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 22487 52, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:dsub_0 -> DPR_VFP2 22488 52, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:dsub_1 -> DPR_VFP2 22489 52, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:dsub_2 -> DPR_VFP2 22490 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:dsub_3 22491 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:dsub_4 22492 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:dsub_5 22493 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:dsub_6 22494 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:dsub_7 22495 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:gsub_0 22496 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:gsub_1 22497 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:qqsub_0 22498 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:qqsub_1 22499 73, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:qsub_0 -> QPR_VFP2 22500 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:qsub_1 22501 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:qsub_2 22502 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:qsub_3 22503 3, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_0 -> SPR 22504 3, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_1 -> SPR 22505 3, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_2 -> SPR 22506 3, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_3 -> SPR 22507 3, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_4 -> SPR 22508 3, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_5 -> SPR 22509 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_6 22510 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_7 22511 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_8 22512 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_9 22513 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_10 22514 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_11 22515 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_12 22516 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_13 22517 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_14 22518 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_15 22519 64, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 22520 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22521 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7 22522 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22523 70, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_2 22524 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22525 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22526 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22527 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22528 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22529 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9 22530 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22531 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22532 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_dsub_5 22533 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22534 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_dsub_5_dsub_7 22535 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9 22536 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22537 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_8_ssub_9_ssub_12_ssub_13 22538 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22539 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:dsub_5_dsub_7 22540 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:dsub_5_ssub_12_ssub_13_dsub_7 22541 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:dsub_5_ssub_12_ssub_13 22542 0, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22543 }, 22544 { // DTripleSpc_with_dsub_2_in_DPR_8 22545 53, // DTripleSpc_with_dsub_2_in_DPR_8:dsub_0 -> DPR_8 22546 0, // DTripleSpc_with_dsub_2_in_DPR_8:dsub_1 22547 53, // DTripleSpc_with_dsub_2_in_DPR_8:dsub_2 -> DPR_8 22548 0, // DTripleSpc_with_dsub_2_in_DPR_8:dsub_3 22549 52, // DTripleSpc_with_dsub_2_in_DPR_8:dsub_4 -> DPR_VFP2 22550 0, // DTripleSpc_with_dsub_2_in_DPR_8:dsub_5 22551 0, // DTripleSpc_with_dsub_2_in_DPR_8:dsub_6 22552 0, // DTripleSpc_with_dsub_2_in_DPR_8:dsub_7 22553 0, // DTripleSpc_with_dsub_2_in_DPR_8:gsub_0 22554 0, // DTripleSpc_with_dsub_2_in_DPR_8:gsub_1 22555 0, // DTripleSpc_with_dsub_2_in_DPR_8:qqsub_0 22556 0, // DTripleSpc_with_dsub_2_in_DPR_8:qqsub_1 22557 0, // DTripleSpc_with_dsub_2_in_DPR_8:qsub_0 22558 0, // DTripleSpc_with_dsub_2_in_DPR_8:qsub_1 22559 0, // DTripleSpc_with_dsub_2_in_DPR_8:qsub_2 22560 0, // DTripleSpc_with_dsub_2_in_DPR_8:qsub_3 22561 8, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_0 -> SPR_8 22562 8, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_1 -> SPR_8 22563 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_2 22564 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_3 22565 8, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_4 -> SPR_8 22566 8, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_5 -> SPR_8 22567 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_6 22568 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_7 22569 3, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_8 -> SPR 22570 3, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_9 -> SPR 22571 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_10 22572 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_11 22573 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_12 22574 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_13 22575 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_14 22576 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_15 22577 66, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 22578 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22579 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 22580 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22581 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 22582 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22583 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22584 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22585 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22586 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22587 65, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_dsub_0_in_DPR_8 22588 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22589 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22590 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_dsub_5 22591 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22592 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 22593 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 22594 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22595 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 22596 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22597 0, // DTripleSpc_with_dsub_2_in_DPR_8:dsub_5_dsub_7 22598 0, // DTripleSpc_with_dsub_2_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 22599 0, // DTripleSpc_with_dsub_2_in_DPR_8:dsub_5_ssub_12_ssub_13 22600 0, // DTripleSpc_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22601 }, 22602 { // DTriple_with_dsub_2_in_DPR_8 22603 53, // DTriple_with_dsub_2_in_DPR_8:dsub_0 -> DPR_8 22604 53, // DTriple_with_dsub_2_in_DPR_8:dsub_1 -> DPR_8 22605 53, // DTriple_with_dsub_2_in_DPR_8:dsub_2 -> DPR_8 22606 0, // DTriple_with_dsub_2_in_DPR_8:dsub_3 22607 0, // DTriple_with_dsub_2_in_DPR_8:dsub_4 22608 0, // DTriple_with_dsub_2_in_DPR_8:dsub_5 22609 0, // DTriple_with_dsub_2_in_DPR_8:dsub_6 22610 0, // DTriple_with_dsub_2_in_DPR_8:dsub_7 22611 0, // DTriple_with_dsub_2_in_DPR_8:gsub_0 22612 0, // DTriple_with_dsub_2_in_DPR_8:gsub_1 22613 0, // DTriple_with_dsub_2_in_DPR_8:qqsub_0 22614 0, // DTriple_with_dsub_2_in_DPR_8:qqsub_1 22615 74, // DTriple_with_dsub_2_in_DPR_8:qsub_0 -> DPair_with_dsub_1_in_DPR_8 22616 0, // DTriple_with_dsub_2_in_DPR_8:qsub_1 22617 0, // DTriple_with_dsub_2_in_DPR_8:qsub_2 22618 0, // DTriple_with_dsub_2_in_DPR_8:qsub_3 22619 8, // DTriple_with_dsub_2_in_DPR_8:ssub_0 -> SPR_8 22620 8, // DTriple_with_dsub_2_in_DPR_8:ssub_1 -> SPR_8 22621 8, // DTriple_with_dsub_2_in_DPR_8:ssub_2 -> SPR_8 22622 8, // DTriple_with_dsub_2_in_DPR_8:ssub_3 -> SPR_8 22623 8, // DTriple_with_dsub_2_in_DPR_8:ssub_4 -> SPR_8 22624 8, // DTriple_with_dsub_2_in_DPR_8:ssub_5 -> SPR_8 22625 0, // DTriple_with_dsub_2_in_DPR_8:ssub_6 22626 0, // DTriple_with_dsub_2_in_DPR_8:ssub_7 22627 0, // DTriple_with_dsub_2_in_DPR_8:ssub_8 22628 0, // DTriple_with_dsub_2_in_DPR_8:ssub_9 22629 0, // DTriple_with_dsub_2_in_DPR_8:ssub_10 22630 0, // DTriple_with_dsub_2_in_DPR_8:ssub_11 22631 0, // DTriple_with_dsub_2_in_DPR_8:ssub_12 22632 0, // DTriple_with_dsub_2_in_DPR_8:ssub_13 22633 0, // DTriple_with_dsub_2_in_DPR_8:ssub_14 22634 0, // DTriple_with_dsub_2_in_DPR_8:ssub_15 22635 66, // DTriple_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 22636 0, // DTriple_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22637 0, // DTriple_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 22638 0, // DTriple_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22639 74, // DTriple_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_1_in_DPR_8 22640 0, // DTriple_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22641 0, // DTriple_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22642 0, // DTriple_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22643 0, // DTriple_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22644 0, // DTriple_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22645 0, // DTriple_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 22646 0, // DTriple_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22647 0, // DTriple_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22648 0, // DTriple_with_dsub_2_in_DPR_8:ssub_6_ssub_7_dsub_5 22649 0, // DTriple_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22650 0, // DTriple_with_dsub_2_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 22651 0, // DTriple_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 22652 0, // DTriple_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22653 0, // DTriple_with_dsub_2_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 22654 0, // DTriple_with_dsub_2_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22655 0, // DTriple_with_dsub_2_in_DPR_8:dsub_5_dsub_7 22656 0, // DTriple_with_dsub_2_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 22657 0, // DTriple_with_dsub_2_in_DPR_8:dsub_5_ssub_12_ssub_13 22658 0, // DTriple_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22659 }, 22660 { // DTripleSpc_with_dsub_4_in_DPR_8 22661 53, // DTripleSpc_with_dsub_4_in_DPR_8:dsub_0 -> DPR_8 22662 0, // DTripleSpc_with_dsub_4_in_DPR_8:dsub_1 22663 53, // DTripleSpc_with_dsub_4_in_DPR_8:dsub_2 -> DPR_8 22664 0, // DTripleSpc_with_dsub_4_in_DPR_8:dsub_3 22665 53, // DTripleSpc_with_dsub_4_in_DPR_8:dsub_4 -> DPR_8 22666 0, // DTripleSpc_with_dsub_4_in_DPR_8:dsub_5 22667 0, // DTripleSpc_with_dsub_4_in_DPR_8:dsub_6 22668 0, // DTripleSpc_with_dsub_4_in_DPR_8:dsub_7 22669 0, // DTripleSpc_with_dsub_4_in_DPR_8:gsub_0 22670 0, // DTripleSpc_with_dsub_4_in_DPR_8:gsub_1 22671 0, // DTripleSpc_with_dsub_4_in_DPR_8:qqsub_0 22672 0, // DTripleSpc_with_dsub_4_in_DPR_8:qqsub_1 22673 0, // DTripleSpc_with_dsub_4_in_DPR_8:qsub_0 22674 0, // DTripleSpc_with_dsub_4_in_DPR_8:qsub_1 22675 0, // DTripleSpc_with_dsub_4_in_DPR_8:qsub_2 22676 0, // DTripleSpc_with_dsub_4_in_DPR_8:qsub_3 22677 8, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_0 -> SPR_8 22678 8, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_1 -> SPR_8 22679 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_2 22680 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_3 22681 8, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_4 -> SPR_8 22682 8, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_5 -> SPR_8 22683 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_6 22684 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_7 22685 8, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_8 -> SPR_8 22686 8, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_9 -> SPR_8 22687 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_10 22688 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_11 22689 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_12 22690 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_13 22691 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_14 22692 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_15 22693 66, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 22694 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22695 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 22696 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22697 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 22698 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22699 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22700 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22701 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22702 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22703 66, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_dsub_2_in_DPR_8 22704 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22705 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22706 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_6_ssub_7_dsub_5 22707 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22708 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 22709 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 22710 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22711 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 22712 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22713 0, // DTripleSpc_with_dsub_4_in_DPR_8:dsub_5_dsub_7 22714 0, // DTripleSpc_with_dsub_4_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 22715 0, // DTripleSpc_with_dsub_4_in_DPR_8:dsub_5_ssub_12_ssub_13 22716 0, // DTripleSpc_with_dsub_4_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22717 }, 22718 { // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 22719 53, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_0 -> DPR_8 22720 52, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_1 -> DPR_VFP2 22721 52, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_2 -> DPR_VFP2 22722 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_3 22723 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_4 22724 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5 22725 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_6 22726 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_7 22727 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:gsub_0 22728 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:gsub_1 22729 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qqsub_0 22730 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qqsub_1 22731 71, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_0 -> DPair_with_dsub_0_in_DPR_8 22732 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_1 22733 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_2 22734 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_3 22735 8, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0 -> SPR_8 22736 8, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_1 -> SPR_8 22737 3, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2 -> SPR 22738 3, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_3 -> SPR 22739 3, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4 -> SPR 22740 3, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_5 -> SPR 22741 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6 22742 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_7 22743 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8 22744 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_9 22745 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_10 22746 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_11 22747 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_12 22748 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_13 22749 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_14 22750 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_15 22751 65, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_0_in_DPR_8 22752 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22753 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7 22754 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22755 73, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> QPR_VFP2 22756 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22757 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22758 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22759 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22760 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22761 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9 22762 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22763 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22764 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_dsub_5 22765 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22766 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_dsub_5_dsub_7 22767 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9 22768 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22769 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8_ssub_9_ssub_12_ssub_13 22770 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22771 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_dsub_7 22772 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_ssub_12_ssub_13_dsub_7 22773 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_ssub_12_ssub_13 22774 0, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22775 }, 22776 { // DTriple_with_qsub_0_in_QPR_8 22777 53, // DTriple_with_qsub_0_in_QPR_8:dsub_0 -> DPR_8 22778 53, // DTriple_with_qsub_0_in_QPR_8:dsub_1 -> DPR_8 22779 52, // DTriple_with_qsub_0_in_QPR_8:dsub_2 -> DPR_VFP2 22780 0, // DTriple_with_qsub_0_in_QPR_8:dsub_3 22781 0, // DTriple_with_qsub_0_in_QPR_8:dsub_4 22782 0, // DTriple_with_qsub_0_in_QPR_8:dsub_5 22783 0, // DTriple_with_qsub_0_in_QPR_8:dsub_6 22784 0, // DTriple_with_qsub_0_in_QPR_8:dsub_7 22785 0, // DTriple_with_qsub_0_in_QPR_8:gsub_0 22786 0, // DTriple_with_qsub_0_in_QPR_8:gsub_1 22787 0, // DTriple_with_qsub_0_in_QPR_8:qqsub_0 22788 0, // DTriple_with_qsub_0_in_QPR_8:qqsub_1 22789 75, // DTriple_with_qsub_0_in_QPR_8:qsub_0 -> QPR_8 22790 0, // DTriple_with_qsub_0_in_QPR_8:qsub_1 22791 0, // DTriple_with_qsub_0_in_QPR_8:qsub_2 22792 0, // DTriple_with_qsub_0_in_QPR_8:qsub_3 22793 8, // DTriple_with_qsub_0_in_QPR_8:ssub_0 -> SPR_8 22794 8, // DTriple_with_qsub_0_in_QPR_8:ssub_1 -> SPR_8 22795 8, // DTriple_with_qsub_0_in_QPR_8:ssub_2 -> SPR_8 22796 8, // DTriple_with_qsub_0_in_QPR_8:ssub_3 -> SPR_8 22797 3, // DTriple_with_qsub_0_in_QPR_8:ssub_4 -> SPR 22798 3, // DTriple_with_qsub_0_in_QPR_8:ssub_5 -> SPR 22799 0, // DTriple_with_qsub_0_in_QPR_8:ssub_6 22800 0, // DTriple_with_qsub_0_in_QPR_8:ssub_7 22801 0, // DTriple_with_qsub_0_in_QPR_8:ssub_8 22802 0, // DTriple_with_qsub_0_in_QPR_8:ssub_9 22803 0, // DTriple_with_qsub_0_in_QPR_8:ssub_10 22804 0, // DTriple_with_qsub_0_in_QPR_8:ssub_11 22805 0, // DTriple_with_qsub_0_in_QPR_8:ssub_12 22806 0, // DTriple_with_qsub_0_in_QPR_8:ssub_13 22807 0, // DTriple_with_qsub_0_in_QPR_8:ssub_14 22808 0, // DTriple_with_qsub_0_in_QPR_8:ssub_15 22809 65, // DTriple_with_qsub_0_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_0_in_DPR_8 22810 0, // DTriple_with_qsub_0_in_QPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22811 0, // DTriple_with_qsub_0_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7 22812 0, // DTriple_with_qsub_0_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22813 71, // DTriple_with_qsub_0_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_0_in_DPR_8 22814 0, // DTriple_with_qsub_0_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22815 0, // DTriple_with_qsub_0_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22816 0, // DTriple_with_qsub_0_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22817 0, // DTriple_with_qsub_0_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22818 0, // DTriple_with_qsub_0_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22819 0, // DTriple_with_qsub_0_in_QPR_8:ssub_4_ssub_5_ssub_8_ssub_9 22820 0, // DTriple_with_qsub_0_in_QPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22821 0, // DTriple_with_qsub_0_in_QPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22822 0, // DTriple_with_qsub_0_in_QPR_8:ssub_6_ssub_7_dsub_5 22823 0, // DTriple_with_qsub_0_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22824 0, // DTriple_with_qsub_0_in_QPR_8:ssub_6_ssub_7_dsub_5_dsub_7 22825 0, // DTriple_with_qsub_0_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9 22826 0, // DTriple_with_qsub_0_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22827 0, // DTriple_with_qsub_0_in_QPR_8:ssub_8_ssub_9_ssub_12_ssub_13 22828 0, // DTriple_with_qsub_0_in_QPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22829 0, // DTriple_with_qsub_0_in_QPR_8:dsub_5_dsub_7 22830 0, // DTriple_with_qsub_0_in_QPR_8:dsub_5_ssub_12_ssub_13_dsub_7 22831 0, // DTriple_with_qsub_0_in_QPR_8:dsub_5_ssub_12_ssub_13 22832 0, // DTriple_with_qsub_0_in_QPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22833 }, 22834 { // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 22835 53, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:dsub_0 -> DPR_8 22836 53, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:dsub_1 -> DPR_8 22837 53, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:dsub_2 -> DPR_8 22838 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:dsub_3 22839 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:dsub_4 22840 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:dsub_5 22841 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:dsub_6 22842 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:dsub_7 22843 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:gsub_0 22844 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:gsub_1 22845 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:qqsub_0 22846 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:qqsub_1 22847 75, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:qsub_0 -> QPR_8 22848 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:qsub_1 22849 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:qsub_2 22850 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:qsub_3 22851 8, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_0 -> SPR_8 22852 8, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_1 -> SPR_8 22853 8, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_2 -> SPR_8 22854 8, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_3 -> SPR_8 22855 8, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_4 -> SPR_8 22856 8, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_5 -> SPR_8 22857 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_6 22858 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_7 22859 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_8 22860 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_9 22861 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_10 22862 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_11 22863 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_12 22864 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_13 22865 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_14 22866 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_15 22867 66, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 22868 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22869 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7 22870 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22871 74, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_1_in_DPR_8 22872 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22873 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22874 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22875 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22876 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22877 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9 22878 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22879 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22880 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_dsub_5 22881 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22882 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_dsub_5_dsub_7 22883 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9 22884 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22885 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_8_ssub_9_ssub_12_ssub_13 22886 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22887 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:dsub_5_dsub_7 22888 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:dsub_5_ssub_12_ssub_13_dsub_7 22889 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:dsub_5_ssub_12_ssub_13 22890 0, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22891 }, 22892 { // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 22893 53, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_0 -> DPR_8 22894 53, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_1 -> DPR_8 22895 53, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_2 -> DPR_8 22896 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_3 22897 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_4 22898 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_5 22899 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_6 22900 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_7 22901 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:gsub_0 22902 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:gsub_1 22903 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:qqsub_0 22904 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:qqsub_1 22905 74, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:qsub_0 -> DPair_with_dsub_1_in_DPR_8 22906 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:qsub_1 22907 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:qsub_2 22908 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:qsub_3 22909 8, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_0 -> SPR_8 22910 8, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_1 -> SPR_8 22911 8, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2 -> SPR_8 22912 8, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_3 -> SPR_8 22913 8, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_4 -> SPR_8 22914 8, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_5 -> SPR_8 22915 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_6 22916 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_7 22917 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_8 22918 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_9 22919 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_10 22920 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_11 22921 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_12 22922 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_13 22923 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_14 22924 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_15 22925 66, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 22926 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22927 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7 22928 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22929 75, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> QPR_8 22930 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22931 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22932 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22933 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22934 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22935 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_4_ssub_5_ssub_8_ssub_9 22936 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22937 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22938 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_6_ssub_7_dsub_5 22939 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22940 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_6_ssub_7_dsub_5_dsub_7 22941 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9 22942 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22943 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_8_ssub_9_ssub_12_ssub_13 22944 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 22945 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_5_dsub_7 22946 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_5_ssub_12_ssub_13_dsub_7 22947 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_5_ssub_12_ssub_13 22948 0, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 22949 }, 22950 { // DQuadSpc 22951 51, // DQuadSpc:dsub_0 -> DPR 22952 0, // DQuadSpc:dsub_1 22953 51, // DQuadSpc:dsub_2 -> DPR 22954 0, // DQuadSpc:dsub_3 22955 51, // DQuadSpc:dsub_4 -> DPR 22956 0, // DQuadSpc:dsub_5 22957 0, // DQuadSpc:dsub_6 22958 0, // DQuadSpc:dsub_7 22959 0, // DQuadSpc:gsub_0 22960 0, // DQuadSpc:gsub_1 22961 0, // DQuadSpc:qqsub_0 22962 0, // DQuadSpc:qqsub_1 22963 0, // DQuadSpc:qsub_0 22964 0, // DQuadSpc:qsub_1 22965 0, // DQuadSpc:qsub_2 22966 0, // DQuadSpc:qsub_3 22967 3, // DQuadSpc:ssub_0 -> SPR 22968 3, // DQuadSpc:ssub_1 -> SPR 22969 0, // DQuadSpc:ssub_2 22970 0, // DQuadSpc:ssub_3 22971 3, // DQuadSpc:ssub_4 -> SPR 22972 3, // DQuadSpc:ssub_5 -> SPR 22973 0, // DQuadSpc:ssub_6 22974 0, // DQuadSpc:ssub_7 22975 3, // DQuadSpc:ssub_8 -> SPR 22976 3, // DQuadSpc:ssub_9 -> SPR 22977 0, // DQuadSpc:ssub_10 22978 0, // DQuadSpc:ssub_11 22979 0, // DQuadSpc:ssub_12 22980 0, // DQuadSpc:ssub_13 22981 0, // DQuadSpc:ssub_14 22982 0, // DQuadSpc:ssub_15 22983 62, // DQuadSpc:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc 22984 0, // DQuadSpc:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 22985 0, // DQuadSpc:ssub_2_ssub_3_ssub_6_ssub_7 22986 0, // DQuadSpc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 22987 0, // DQuadSpc:ssub_2_ssub_3_ssub_4_ssub_5 22988 0, // DQuadSpc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 22989 0, // DQuadSpc:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22990 0, // DQuadSpc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 22991 0, // DQuadSpc:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 22992 0, // DQuadSpc:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22993 62, // DQuadSpc:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc 22994 0, // DQuadSpc:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 22995 0, // DQuadSpc:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 22996 0, // DQuadSpc:ssub_6_ssub_7_dsub_5 22997 0, // DQuadSpc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 22998 0, // DQuadSpc:ssub_6_ssub_7_dsub_5_dsub_7 22999 0, // DQuadSpc:ssub_6_ssub_7_ssub_8_ssub_9 23000 0, // DQuadSpc:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23001 0, // DQuadSpc:ssub_8_ssub_9_ssub_12_ssub_13 23002 0, // DQuadSpc:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23003 0, // DQuadSpc:dsub_5_dsub_7 23004 0, // DQuadSpc:dsub_5_ssub_12_ssub_13_dsub_7 23005 0, // DQuadSpc:dsub_5_ssub_12_ssub_13 23006 0, // DQuadSpc:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23007 }, 23008 { // DQuadSpc_with_ssub_0 23009 4, // DQuadSpc_with_ssub_0:dsub_0 -> FPWithVPR_with_ssub_0 23010 0, // DQuadSpc_with_ssub_0:dsub_1 23011 51, // DQuadSpc_with_ssub_0:dsub_2 -> DPR 23012 0, // DQuadSpc_with_ssub_0:dsub_3 23013 51, // DQuadSpc_with_ssub_0:dsub_4 -> DPR 23014 0, // DQuadSpc_with_ssub_0:dsub_5 23015 0, // DQuadSpc_with_ssub_0:dsub_6 23016 0, // DQuadSpc_with_ssub_0:dsub_7 23017 0, // DQuadSpc_with_ssub_0:gsub_0 23018 0, // DQuadSpc_with_ssub_0:gsub_1 23019 0, // DQuadSpc_with_ssub_0:qqsub_0 23020 0, // DQuadSpc_with_ssub_0:qqsub_1 23021 0, // DQuadSpc_with_ssub_0:qsub_0 23022 0, // DQuadSpc_with_ssub_0:qsub_1 23023 0, // DQuadSpc_with_ssub_0:qsub_2 23024 0, // DQuadSpc_with_ssub_0:qsub_3 23025 3, // DQuadSpc_with_ssub_0:ssub_0 -> SPR 23026 3, // DQuadSpc_with_ssub_0:ssub_1 -> SPR 23027 0, // DQuadSpc_with_ssub_0:ssub_2 23028 0, // DQuadSpc_with_ssub_0:ssub_3 23029 3, // DQuadSpc_with_ssub_0:ssub_4 -> SPR 23030 3, // DQuadSpc_with_ssub_0:ssub_5 -> SPR 23031 0, // DQuadSpc_with_ssub_0:ssub_6 23032 0, // DQuadSpc_with_ssub_0:ssub_7 23033 3, // DQuadSpc_with_ssub_0:ssub_8 -> SPR 23034 3, // DQuadSpc_with_ssub_0:ssub_9 -> SPR 23035 0, // DQuadSpc_with_ssub_0:ssub_10 23036 0, // DQuadSpc_with_ssub_0:ssub_11 23037 0, // DQuadSpc_with_ssub_0:ssub_12 23038 0, // DQuadSpc_with_ssub_0:ssub_13 23039 0, // DQuadSpc_with_ssub_0:ssub_14 23040 0, // DQuadSpc_with_ssub_0:ssub_15 23041 63, // DQuadSpc_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_0 23042 0, // DQuadSpc_with_ssub_0:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 23043 0, // DQuadSpc_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7 23044 0, // DQuadSpc_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 23045 0, // DQuadSpc_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5 23046 0, // DQuadSpc_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23047 0, // DQuadSpc_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23048 0, // DQuadSpc_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23049 0, // DQuadSpc_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23050 0, // DQuadSpc_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23051 62, // DQuadSpc_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc 23052 0, // DQuadSpc_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23053 0, // DQuadSpc_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23054 0, // DQuadSpc_with_ssub_0:ssub_6_ssub_7_dsub_5 23055 0, // DQuadSpc_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23056 0, // DQuadSpc_with_ssub_0:ssub_6_ssub_7_dsub_5_dsub_7 23057 0, // DQuadSpc_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9 23058 0, // DQuadSpc_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23059 0, // DQuadSpc_with_ssub_0:ssub_8_ssub_9_ssub_12_ssub_13 23060 0, // DQuadSpc_with_ssub_0:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23061 0, // DQuadSpc_with_ssub_0:dsub_5_dsub_7 23062 0, // DQuadSpc_with_ssub_0:dsub_5_ssub_12_ssub_13_dsub_7 23063 0, // DQuadSpc_with_ssub_0:dsub_5_ssub_12_ssub_13 23064 0, // DQuadSpc_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23065 }, 23066 { // DQuadSpc_with_ssub_4 23067 52, // DQuadSpc_with_ssub_4:dsub_0 -> DPR_VFP2 23068 0, // DQuadSpc_with_ssub_4:dsub_1 23069 52, // DQuadSpc_with_ssub_4:dsub_2 -> DPR_VFP2 23070 0, // DQuadSpc_with_ssub_4:dsub_3 23071 51, // DQuadSpc_with_ssub_4:dsub_4 -> DPR 23072 0, // DQuadSpc_with_ssub_4:dsub_5 23073 0, // DQuadSpc_with_ssub_4:dsub_6 23074 0, // DQuadSpc_with_ssub_4:dsub_7 23075 0, // DQuadSpc_with_ssub_4:gsub_0 23076 0, // DQuadSpc_with_ssub_4:gsub_1 23077 0, // DQuadSpc_with_ssub_4:qqsub_0 23078 0, // DQuadSpc_with_ssub_4:qqsub_1 23079 0, // DQuadSpc_with_ssub_4:qsub_0 23080 0, // DQuadSpc_with_ssub_4:qsub_1 23081 0, // DQuadSpc_with_ssub_4:qsub_2 23082 0, // DQuadSpc_with_ssub_4:qsub_3 23083 3, // DQuadSpc_with_ssub_4:ssub_0 -> SPR 23084 3, // DQuadSpc_with_ssub_4:ssub_1 -> SPR 23085 0, // DQuadSpc_with_ssub_4:ssub_2 23086 0, // DQuadSpc_with_ssub_4:ssub_3 23087 3, // DQuadSpc_with_ssub_4:ssub_4 -> SPR 23088 3, // DQuadSpc_with_ssub_4:ssub_5 -> SPR 23089 0, // DQuadSpc_with_ssub_4:ssub_6 23090 0, // DQuadSpc_with_ssub_4:ssub_7 23091 3, // DQuadSpc_with_ssub_4:ssub_8 -> SPR 23092 3, // DQuadSpc_with_ssub_4:ssub_9 -> SPR 23093 0, // DQuadSpc_with_ssub_4:ssub_10 23094 0, // DQuadSpc_with_ssub_4:ssub_11 23095 0, // DQuadSpc_with_ssub_4:ssub_12 23096 0, // DQuadSpc_with_ssub_4:ssub_13 23097 0, // DQuadSpc_with_ssub_4:ssub_14 23098 0, // DQuadSpc_with_ssub_4:ssub_15 23099 64, // DQuadSpc_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 23100 0, // DQuadSpc_with_ssub_4:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 23101 0, // DQuadSpc_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7 23102 0, // DQuadSpc_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 23103 0, // DQuadSpc_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5 23104 0, // DQuadSpc_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23105 0, // DQuadSpc_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23106 0, // DQuadSpc_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23107 0, // DQuadSpc_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23108 0, // DQuadSpc_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23109 63, // DQuadSpc_with_ssub_4:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_ssub_0 23110 0, // DQuadSpc_with_ssub_4:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23111 0, // DQuadSpc_with_ssub_4:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23112 0, // DQuadSpc_with_ssub_4:ssub_6_ssub_7_dsub_5 23113 0, // DQuadSpc_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23114 0, // DQuadSpc_with_ssub_4:ssub_6_ssub_7_dsub_5_dsub_7 23115 0, // DQuadSpc_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9 23116 0, // DQuadSpc_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23117 0, // DQuadSpc_with_ssub_4:ssub_8_ssub_9_ssub_12_ssub_13 23118 0, // DQuadSpc_with_ssub_4:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23119 0, // DQuadSpc_with_ssub_4:dsub_5_dsub_7 23120 0, // DQuadSpc_with_ssub_4:dsub_5_ssub_12_ssub_13_dsub_7 23121 0, // DQuadSpc_with_ssub_4:dsub_5_ssub_12_ssub_13 23122 0, // DQuadSpc_with_ssub_4:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23123 }, 23124 { // DQuadSpc_with_ssub_8 23125 52, // DQuadSpc_with_ssub_8:dsub_0 -> DPR_VFP2 23126 0, // DQuadSpc_with_ssub_8:dsub_1 23127 52, // DQuadSpc_with_ssub_8:dsub_2 -> DPR_VFP2 23128 0, // DQuadSpc_with_ssub_8:dsub_3 23129 52, // DQuadSpc_with_ssub_8:dsub_4 -> DPR_VFP2 23130 0, // DQuadSpc_with_ssub_8:dsub_5 23131 0, // DQuadSpc_with_ssub_8:dsub_6 23132 0, // DQuadSpc_with_ssub_8:dsub_7 23133 0, // DQuadSpc_with_ssub_8:gsub_0 23134 0, // DQuadSpc_with_ssub_8:gsub_1 23135 0, // DQuadSpc_with_ssub_8:qqsub_0 23136 0, // DQuadSpc_with_ssub_8:qqsub_1 23137 0, // DQuadSpc_with_ssub_8:qsub_0 23138 0, // DQuadSpc_with_ssub_8:qsub_1 23139 0, // DQuadSpc_with_ssub_8:qsub_2 23140 0, // DQuadSpc_with_ssub_8:qsub_3 23141 3, // DQuadSpc_with_ssub_8:ssub_0 -> SPR 23142 3, // DQuadSpc_with_ssub_8:ssub_1 -> SPR 23143 0, // DQuadSpc_with_ssub_8:ssub_2 23144 0, // DQuadSpc_with_ssub_8:ssub_3 23145 3, // DQuadSpc_with_ssub_8:ssub_4 -> SPR 23146 3, // DQuadSpc_with_ssub_8:ssub_5 -> SPR 23147 0, // DQuadSpc_with_ssub_8:ssub_6 23148 0, // DQuadSpc_with_ssub_8:ssub_7 23149 3, // DQuadSpc_with_ssub_8:ssub_8 -> SPR 23150 3, // DQuadSpc_with_ssub_8:ssub_9 -> SPR 23151 0, // DQuadSpc_with_ssub_8:ssub_10 23152 0, // DQuadSpc_with_ssub_8:ssub_11 23153 0, // DQuadSpc_with_ssub_8:ssub_12 23154 0, // DQuadSpc_with_ssub_8:ssub_13 23155 0, // DQuadSpc_with_ssub_8:ssub_14 23156 0, // DQuadSpc_with_ssub_8:ssub_15 23157 64, // DQuadSpc_with_ssub_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 23158 0, // DQuadSpc_with_ssub_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 23159 0, // DQuadSpc_with_ssub_8:ssub_2_ssub_3_ssub_6_ssub_7 23160 0, // DQuadSpc_with_ssub_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 23161 0, // DQuadSpc_with_ssub_8:ssub_2_ssub_3_ssub_4_ssub_5 23162 0, // DQuadSpc_with_ssub_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23163 0, // DQuadSpc_with_ssub_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23164 0, // DQuadSpc_with_ssub_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23165 0, // DQuadSpc_with_ssub_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23166 0, // DQuadSpc_with_ssub_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23167 64, // DQuadSpc_with_ssub_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_ssub_4 23168 0, // DQuadSpc_with_ssub_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23169 0, // DQuadSpc_with_ssub_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23170 0, // DQuadSpc_with_ssub_8:ssub_6_ssub_7_dsub_5 23171 0, // DQuadSpc_with_ssub_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23172 0, // DQuadSpc_with_ssub_8:ssub_6_ssub_7_dsub_5_dsub_7 23173 0, // DQuadSpc_with_ssub_8:ssub_6_ssub_7_ssub_8_ssub_9 23174 0, // DQuadSpc_with_ssub_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23175 0, // DQuadSpc_with_ssub_8:ssub_8_ssub_9_ssub_12_ssub_13 23176 0, // DQuadSpc_with_ssub_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23177 0, // DQuadSpc_with_ssub_8:dsub_5_dsub_7 23178 0, // DQuadSpc_with_ssub_8:dsub_5_ssub_12_ssub_13_dsub_7 23179 0, // DQuadSpc_with_ssub_8:dsub_5_ssub_12_ssub_13 23180 0, // DQuadSpc_with_ssub_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23181 }, 23182 { // DQuadSpc_with_dsub_0_in_DPR_8 23183 20, // DQuadSpc_with_dsub_0_in_DPR_8:dsub_0 -> FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 23184 0, // DQuadSpc_with_dsub_0_in_DPR_8:dsub_1 23185 52, // DQuadSpc_with_dsub_0_in_DPR_8:dsub_2 -> DPR_VFP2 23186 0, // DQuadSpc_with_dsub_0_in_DPR_8:dsub_3 23187 52, // DQuadSpc_with_dsub_0_in_DPR_8:dsub_4 -> DPR_VFP2 23188 0, // DQuadSpc_with_dsub_0_in_DPR_8:dsub_5 23189 0, // DQuadSpc_with_dsub_0_in_DPR_8:dsub_6 23190 0, // DQuadSpc_with_dsub_0_in_DPR_8:dsub_7 23191 0, // DQuadSpc_with_dsub_0_in_DPR_8:gsub_0 23192 0, // DQuadSpc_with_dsub_0_in_DPR_8:gsub_1 23193 0, // DQuadSpc_with_dsub_0_in_DPR_8:qqsub_0 23194 0, // DQuadSpc_with_dsub_0_in_DPR_8:qqsub_1 23195 0, // DQuadSpc_with_dsub_0_in_DPR_8:qsub_0 23196 0, // DQuadSpc_with_dsub_0_in_DPR_8:qsub_1 23197 0, // DQuadSpc_with_dsub_0_in_DPR_8:qsub_2 23198 0, // DQuadSpc_with_dsub_0_in_DPR_8:qsub_3 23199 8, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_0 -> SPR_8 23200 8, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_1 -> SPR_8 23201 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_2 23202 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_3 23203 3, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_4 -> SPR 23204 3, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_5 -> SPR 23205 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_6 23206 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_7 23207 3, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_8 -> SPR 23208 3, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_9 -> SPR 23209 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_10 23210 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_11 23211 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_12 23212 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_13 23213 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_14 23214 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_15 23215 65, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_0_in_DPR_8 23216 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 23217 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 23218 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 23219 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 23220 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23221 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23222 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23223 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23224 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23225 64, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_ssub_4 23226 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23227 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23228 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5 23229 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23230 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 23231 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 23232 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23233 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 23234 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23235 0, // DQuadSpc_with_dsub_0_in_DPR_8:dsub_5_dsub_7 23236 0, // DQuadSpc_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 23237 0, // DQuadSpc_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13 23238 0, // DQuadSpc_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23239 }, 23240 { // DQuadSpc_with_dsub_2_in_DPR_8 23241 53, // DQuadSpc_with_dsub_2_in_DPR_8:dsub_0 -> DPR_8 23242 0, // DQuadSpc_with_dsub_2_in_DPR_8:dsub_1 23243 53, // DQuadSpc_with_dsub_2_in_DPR_8:dsub_2 -> DPR_8 23244 0, // DQuadSpc_with_dsub_2_in_DPR_8:dsub_3 23245 52, // DQuadSpc_with_dsub_2_in_DPR_8:dsub_4 -> DPR_VFP2 23246 0, // DQuadSpc_with_dsub_2_in_DPR_8:dsub_5 23247 0, // DQuadSpc_with_dsub_2_in_DPR_8:dsub_6 23248 0, // DQuadSpc_with_dsub_2_in_DPR_8:dsub_7 23249 0, // DQuadSpc_with_dsub_2_in_DPR_8:gsub_0 23250 0, // DQuadSpc_with_dsub_2_in_DPR_8:gsub_1 23251 0, // DQuadSpc_with_dsub_2_in_DPR_8:qqsub_0 23252 0, // DQuadSpc_with_dsub_2_in_DPR_8:qqsub_1 23253 0, // DQuadSpc_with_dsub_2_in_DPR_8:qsub_0 23254 0, // DQuadSpc_with_dsub_2_in_DPR_8:qsub_1 23255 0, // DQuadSpc_with_dsub_2_in_DPR_8:qsub_2 23256 0, // DQuadSpc_with_dsub_2_in_DPR_8:qsub_3 23257 8, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_0 -> SPR_8 23258 8, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_1 -> SPR_8 23259 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_2 23260 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_3 23261 8, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_4 -> SPR_8 23262 8, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_5 -> SPR_8 23263 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_6 23264 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_7 23265 3, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_8 -> SPR 23266 3, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_9 -> SPR 23267 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_10 23268 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_11 23269 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_12 23270 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_13 23271 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_14 23272 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_15 23273 66, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 23274 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 23275 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 23276 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 23277 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 23278 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23279 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23280 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23281 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23282 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23283 65, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_dsub_0_in_DPR_8 23284 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23285 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23286 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_dsub_5 23287 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23288 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 23289 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 23290 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23291 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 23292 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23293 0, // DQuadSpc_with_dsub_2_in_DPR_8:dsub_5_dsub_7 23294 0, // DQuadSpc_with_dsub_2_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 23295 0, // DQuadSpc_with_dsub_2_in_DPR_8:dsub_5_ssub_12_ssub_13 23296 0, // DQuadSpc_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23297 }, 23298 { // DQuadSpc_with_dsub_4_in_DPR_8 23299 53, // DQuadSpc_with_dsub_4_in_DPR_8:dsub_0 -> DPR_8 23300 0, // DQuadSpc_with_dsub_4_in_DPR_8:dsub_1 23301 53, // DQuadSpc_with_dsub_4_in_DPR_8:dsub_2 -> DPR_8 23302 0, // DQuadSpc_with_dsub_4_in_DPR_8:dsub_3 23303 53, // DQuadSpc_with_dsub_4_in_DPR_8:dsub_4 -> DPR_8 23304 0, // DQuadSpc_with_dsub_4_in_DPR_8:dsub_5 23305 0, // DQuadSpc_with_dsub_4_in_DPR_8:dsub_6 23306 0, // DQuadSpc_with_dsub_4_in_DPR_8:dsub_7 23307 0, // DQuadSpc_with_dsub_4_in_DPR_8:gsub_0 23308 0, // DQuadSpc_with_dsub_4_in_DPR_8:gsub_1 23309 0, // DQuadSpc_with_dsub_4_in_DPR_8:qqsub_0 23310 0, // DQuadSpc_with_dsub_4_in_DPR_8:qqsub_1 23311 0, // DQuadSpc_with_dsub_4_in_DPR_8:qsub_0 23312 0, // DQuadSpc_with_dsub_4_in_DPR_8:qsub_1 23313 0, // DQuadSpc_with_dsub_4_in_DPR_8:qsub_2 23314 0, // DQuadSpc_with_dsub_4_in_DPR_8:qsub_3 23315 8, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_0 -> SPR_8 23316 8, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_1 -> SPR_8 23317 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_2 23318 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_3 23319 8, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_4 -> SPR_8 23320 8, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_5 -> SPR_8 23321 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_6 23322 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_7 23323 8, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_8 -> SPR_8 23324 8, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_9 -> SPR_8 23325 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_10 23326 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_11 23327 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_12 23328 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_13 23329 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_14 23330 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_15 23331 66, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 23332 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 23333 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 23334 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 23335 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 23336 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23337 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23338 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23339 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23340 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23341 66, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_dsub_2_in_DPR_8 23342 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23343 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23344 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_6_ssub_7_dsub_5 23345 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23346 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 23347 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 23348 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23349 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 23350 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23351 0, // DQuadSpc_with_dsub_4_in_DPR_8:dsub_5_dsub_7 23352 0, // DQuadSpc_with_dsub_4_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 23353 0, // DQuadSpc_with_dsub_4_in_DPR_8:dsub_5_ssub_12_ssub_13 23354 0, // DQuadSpc_with_dsub_4_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23355 }, 23356 { // DQuad 23357 51, // DQuad:dsub_0 -> DPR 23358 51, // DQuad:dsub_1 -> DPR 23359 51, // DQuad:dsub_2 -> DPR 23360 51, // DQuad:dsub_3 -> DPR 23361 0, // DQuad:dsub_4 23362 0, // DQuad:dsub_5 23363 0, // DQuad:dsub_6 23364 0, // DQuad:dsub_7 23365 0, // DQuad:gsub_0 23366 0, // DQuad:gsub_1 23367 0, // DQuad:qqsub_0 23368 0, // DQuad:qqsub_1 23369 67, // DQuad:qsub_0 -> DPair 23370 67, // DQuad:qsub_1 -> DPair 23371 0, // DQuad:qsub_2 23372 0, // DQuad:qsub_3 23373 3, // DQuad:ssub_0 -> SPR 23374 3, // DQuad:ssub_1 -> SPR 23375 3, // DQuad:ssub_2 -> SPR 23376 3, // DQuad:ssub_3 -> SPR 23377 3, // DQuad:ssub_4 -> SPR 23378 3, // DQuad:ssub_5 -> SPR 23379 3, // DQuad:ssub_6 -> SPR 23380 3, // DQuad:ssub_7 -> SPR 23381 0, // DQuad:ssub_8 23382 0, // DQuad:ssub_9 23383 0, // DQuad:ssub_10 23384 0, // DQuad:ssub_11 23385 0, // DQuad:ssub_12 23386 0, // DQuad:ssub_13 23387 0, // DQuad:ssub_14 23388 0, // DQuad:ssub_15 23389 62, // DQuad:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc 23390 76, // DQuad:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple 23391 62, // DQuad:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc 23392 76, // DQuad:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple 23393 67, // DQuad:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair 23394 0, // DQuad:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23395 0, // DQuad:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23396 0, // DQuad:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23397 0, // DQuad:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23398 0, // DQuad:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23399 0, // DQuad:ssub_4_ssub_5_ssub_8_ssub_9 23400 0, // DQuad:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23401 0, // DQuad:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23402 0, // DQuad:ssub_6_ssub_7_dsub_5 23403 0, // DQuad:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23404 0, // DQuad:ssub_6_ssub_7_dsub_5_dsub_7 23405 0, // DQuad:ssub_6_ssub_7_ssub_8_ssub_9 23406 0, // DQuad:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23407 0, // DQuad:ssub_8_ssub_9_ssub_12_ssub_13 23408 0, // DQuad:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23409 0, // DQuad:dsub_5_dsub_7 23410 0, // DQuad:dsub_5_ssub_12_ssub_13_dsub_7 23411 0, // DQuad:dsub_5_ssub_12_ssub_13 23412 0, // DQuad:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23413 }, 23414 { // DQuad_with_ssub_0 23415 4, // DQuad_with_ssub_0:dsub_0 -> FPWithVPR_with_ssub_0 23416 51, // DQuad_with_ssub_0:dsub_1 -> DPR 23417 51, // DQuad_with_ssub_0:dsub_2 -> DPR 23418 51, // DQuad_with_ssub_0:dsub_3 -> DPR 23419 0, // DQuad_with_ssub_0:dsub_4 23420 0, // DQuad_with_ssub_0:dsub_5 23421 0, // DQuad_with_ssub_0:dsub_6 23422 0, // DQuad_with_ssub_0:dsub_7 23423 0, // DQuad_with_ssub_0:gsub_0 23424 0, // DQuad_with_ssub_0:gsub_1 23425 0, // DQuad_with_ssub_0:qqsub_0 23426 0, // DQuad_with_ssub_0:qqsub_1 23427 68, // DQuad_with_ssub_0:qsub_0 -> DPair_with_ssub_0 23428 67, // DQuad_with_ssub_0:qsub_1 -> DPair 23429 0, // DQuad_with_ssub_0:qsub_2 23430 0, // DQuad_with_ssub_0:qsub_3 23431 3, // DQuad_with_ssub_0:ssub_0 -> SPR 23432 3, // DQuad_with_ssub_0:ssub_1 -> SPR 23433 3, // DQuad_with_ssub_0:ssub_2 -> SPR 23434 3, // DQuad_with_ssub_0:ssub_3 -> SPR 23435 3, // DQuad_with_ssub_0:ssub_4 -> SPR 23436 3, // DQuad_with_ssub_0:ssub_5 -> SPR 23437 3, // DQuad_with_ssub_0:ssub_6 -> SPR 23438 3, // DQuad_with_ssub_0:ssub_7 -> SPR 23439 0, // DQuad_with_ssub_0:ssub_8 23440 0, // DQuad_with_ssub_0:ssub_9 23441 0, // DQuad_with_ssub_0:ssub_10 23442 0, // DQuad_with_ssub_0:ssub_11 23443 0, // DQuad_with_ssub_0:ssub_12 23444 0, // DQuad_with_ssub_0:ssub_13 23445 0, // DQuad_with_ssub_0:ssub_14 23446 0, // DQuad_with_ssub_0:ssub_15 23447 63, // DQuad_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_0 23448 79, // DQuad_with_ssub_0:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_0 23449 62, // DQuad_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc 23450 76, // DQuad_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple 23451 67, // DQuad_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair 23452 0, // DQuad_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23453 0, // DQuad_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23454 0, // DQuad_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23455 0, // DQuad_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23456 0, // DQuad_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23457 0, // DQuad_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9 23458 0, // DQuad_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23459 0, // DQuad_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23460 0, // DQuad_with_ssub_0:ssub_6_ssub_7_dsub_5 23461 0, // DQuad_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23462 0, // DQuad_with_ssub_0:ssub_6_ssub_7_dsub_5_dsub_7 23463 0, // DQuad_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9 23464 0, // DQuad_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23465 0, // DQuad_with_ssub_0:ssub_8_ssub_9_ssub_12_ssub_13 23466 0, // DQuad_with_ssub_0:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23467 0, // DQuad_with_ssub_0:dsub_5_dsub_7 23468 0, // DQuad_with_ssub_0:dsub_5_ssub_12_ssub_13_dsub_7 23469 0, // DQuad_with_ssub_0:dsub_5_ssub_12_ssub_13 23470 0, // DQuad_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23471 }, 23472 { // DQuad_with_ssub_2 23473 52, // DQuad_with_ssub_2:dsub_0 -> DPR_VFP2 23474 52, // DQuad_with_ssub_2:dsub_1 -> DPR_VFP2 23475 51, // DQuad_with_ssub_2:dsub_2 -> DPR 23476 51, // DQuad_with_ssub_2:dsub_3 -> DPR 23477 0, // DQuad_with_ssub_2:dsub_4 23478 0, // DQuad_with_ssub_2:dsub_5 23479 0, // DQuad_with_ssub_2:dsub_6 23480 0, // DQuad_with_ssub_2:dsub_7 23481 0, // DQuad_with_ssub_2:gsub_0 23482 0, // DQuad_with_ssub_2:gsub_1 23483 0, // DQuad_with_ssub_2:qqsub_0 23484 0, // DQuad_with_ssub_2:qqsub_1 23485 70, // DQuad_with_ssub_2:qsub_0 -> DPair_with_ssub_2 23486 67, // DQuad_with_ssub_2:qsub_1 -> DPair 23487 0, // DQuad_with_ssub_2:qsub_2 23488 0, // DQuad_with_ssub_2:qsub_3 23489 3, // DQuad_with_ssub_2:ssub_0 -> SPR 23490 3, // DQuad_with_ssub_2:ssub_1 -> SPR 23491 3, // DQuad_with_ssub_2:ssub_2 -> SPR 23492 3, // DQuad_with_ssub_2:ssub_3 -> SPR 23493 3, // DQuad_with_ssub_2:ssub_4 -> SPR 23494 3, // DQuad_with_ssub_2:ssub_5 -> SPR 23495 3, // DQuad_with_ssub_2:ssub_6 -> SPR 23496 3, // DQuad_with_ssub_2:ssub_7 -> SPR 23497 0, // DQuad_with_ssub_2:ssub_8 23498 0, // DQuad_with_ssub_2:ssub_9 23499 0, // DQuad_with_ssub_2:ssub_10 23500 0, // DQuad_with_ssub_2:ssub_11 23501 0, // DQuad_with_ssub_2:ssub_12 23502 0, // DQuad_with_ssub_2:ssub_13 23503 0, // DQuad_with_ssub_2:ssub_14 23504 0, // DQuad_with_ssub_2:ssub_15 23505 63, // DQuad_with_ssub_2:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_0 23506 81, // DQuad_with_ssub_2:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_2 23507 63, // DQuad_with_ssub_2:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_0 23508 79, // DQuad_with_ssub_2:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_0 23509 68, // DQuad_with_ssub_2:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_0 23510 0, // DQuad_with_ssub_2:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23511 0, // DQuad_with_ssub_2:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23512 0, // DQuad_with_ssub_2:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23513 0, // DQuad_with_ssub_2:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23514 0, // DQuad_with_ssub_2:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23515 0, // DQuad_with_ssub_2:ssub_4_ssub_5_ssub_8_ssub_9 23516 0, // DQuad_with_ssub_2:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23517 0, // DQuad_with_ssub_2:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23518 0, // DQuad_with_ssub_2:ssub_6_ssub_7_dsub_5 23519 0, // DQuad_with_ssub_2:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23520 0, // DQuad_with_ssub_2:ssub_6_ssub_7_dsub_5_dsub_7 23521 0, // DQuad_with_ssub_2:ssub_6_ssub_7_ssub_8_ssub_9 23522 0, // DQuad_with_ssub_2:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23523 0, // DQuad_with_ssub_2:ssub_8_ssub_9_ssub_12_ssub_13 23524 0, // DQuad_with_ssub_2:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23525 0, // DQuad_with_ssub_2:dsub_5_dsub_7 23526 0, // DQuad_with_ssub_2:dsub_5_ssub_12_ssub_13_dsub_7 23527 0, // DQuad_with_ssub_2:dsub_5_ssub_12_ssub_13 23528 0, // DQuad_with_ssub_2:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23529 }, 23530 { // QQPR 23531 51, // QQPR:dsub_0 -> DPR 23532 51, // QQPR:dsub_1 -> DPR 23533 51, // QQPR:dsub_2 -> DPR 23534 51, // QQPR:dsub_3 -> DPR 23535 0, // QQPR:dsub_4 23536 0, // QQPR:dsub_5 23537 0, // QQPR:dsub_6 23538 0, // QQPR:dsub_7 23539 0, // QQPR:gsub_0 23540 0, // QQPR:gsub_1 23541 0, // QQPR:qqsub_0 23542 0, // QQPR:qqsub_1 23543 69, // QQPR:qsub_0 -> QPR 23544 69, // QQPR:qsub_1 -> QPR 23545 0, // QQPR:qsub_2 23546 0, // QQPR:qsub_3 23547 3, // QQPR:ssub_0 -> SPR 23548 3, // QQPR:ssub_1 -> SPR 23549 3, // QQPR:ssub_2 -> SPR 23550 3, // QQPR:ssub_3 -> SPR 23551 3, // QQPR:ssub_4 -> SPR 23552 3, // QQPR:ssub_5 -> SPR 23553 3, // QQPR:ssub_6 -> SPR 23554 3, // QQPR:ssub_7 -> SPR 23555 0, // QQPR:ssub_8 23556 0, // QQPR:ssub_9 23557 0, // QQPR:ssub_10 23558 0, // QQPR:ssub_11 23559 0, // QQPR:ssub_12 23560 0, // QQPR:ssub_13 23561 0, // QQPR:ssub_14 23562 0, // QQPR:ssub_15 23563 62, // QQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc 23564 80, // QQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_qsub_0_in_QPR 23565 62, // QQPR:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc 23566 82, // QQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 23567 67, // QQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair 23568 0, // QQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23569 0, // QQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23570 0, // QQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23571 0, // QQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23572 0, // QQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23573 0, // QQPR:ssub_4_ssub_5_ssub_8_ssub_9 23574 0, // QQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23575 0, // QQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23576 0, // QQPR:ssub_6_ssub_7_dsub_5 23577 0, // QQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23578 0, // QQPR:ssub_6_ssub_7_dsub_5_dsub_7 23579 0, // QQPR:ssub_6_ssub_7_ssub_8_ssub_9 23580 0, // QQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23581 0, // QQPR:ssub_8_ssub_9_ssub_12_ssub_13 23582 0, // QQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23583 0, // QQPR:dsub_5_dsub_7 23584 0, // QQPR:dsub_5_ssub_12_ssub_13_dsub_7 23585 0, // QQPR:dsub_5_ssub_12_ssub_13 23586 0, // QQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23587 }, 23588 { // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 23589 51, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_0 -> DPR 23590 51, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_1 -> DPR 23591 51, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_2 -> DPR 23592 51, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_3 -> DPR 23593 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_4 23594 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5 23595 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_6 23596 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_7 23597 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:gsub_0 23598 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:gsub_1 23599 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qqsub_0 23600 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qqsub_1 23601 67, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_0 -> DPair 23602 67, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_1 -> DPair 23603 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_2 23604 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_3 23605 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0 -> SPR 23606 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_1 -> SPR 23607 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2 -> SPR 23608 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_3 -> SPR 23609 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4 -> SPR 23610 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_5 -> SPR 23611 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6 -> SPR 23612 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_7 -> SPR 23613 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_8 23614 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_9 23615 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_10 23616 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_11 23617 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_12 23618 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_13 23619 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_14 23620 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_15 23621 62, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc 23622 82, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 23623 62, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc 23624 80, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_qsub_0_in_QPR 23625 69, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5 -> QPR 23626 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23627 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23628 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23629 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23630 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23631 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_8_ssub_9 23632 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23633 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23634 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_dsub_5 23635 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23636 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_dsub_5_dsub_7 23637 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9 23638 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23639 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_8_ssub_9_ssub_12_ssub_13 23640 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23641 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5_dsub_7 23642 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5_ssub_12_ssub_13_dsub_7 23643 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5_ssub_12_ssub_13 23644 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23645 }, 23646 { // DQuad_with_ssub_4 23647 52, // DQuad_with_ssub_4:dsub_0 -> DPR_VFP2 23648 52, // DQuad_with_ssub_4:dsub_1 -> DPR_VFP2 23649 52, // DQuad_with_ssub_4:dsub_2 -> DPR_VFP2 23650 51, // DQuad_with_ssub_4:dsub_3 -> DPR 23651 0, // DQuad_with_ssub_4:dsub_4 23652 0, // DQuad_with_ssub_4:dsub_5 23653 0, // DQuad_with_ssub_4:dsub_6 23654 0, // DQuad_with_ssub_4:dsub_7 23655 0, // DQuad_with_ssub_4:gsub_0 23656 0, // DQuad_with_ssub_4:gsub_1 23657 0, // DQuad_with_ssub_4:qqsub_0 23658 0, // DQuad_with_ssub_4:qqsub_1 23659 70, // DQuad_with_ssub_4:qsub_0 -> DPair_with_ssub_2 23660 68, // DQuad_with_ssub_4:qsub_1 -> DPair_with_ssub_0 23661 0, // DQuad_with_ssub_4:qsub_2 23662 0, // DQuad_with_ssub_4:qsub_3 23663 3, // DQuad_with_ssub_4:ssub_0 -> SPR 23664 3, // DQuad_with_ssub_4:ssub_1 -> SPR 23665 3, // DQuad_with_ssub_4:ssub_2 -> SPR 23666 3, // DQuad_with_ssub_4:ssub_3 -> SPR 23667 3, // DQuad_with_ssub_4:ssub_4 -> SPR 23668 3, // DQuad_with_ssub_4:ssub_5 -> SPR 23669 3, // DQuad_with_ssub_4:ssub_6 -> SPR 23670 3, // DQuad_with_ssub_4:ssub_7 -> SPR 23671 0, // DQuad_with_ssub_4:ssub_8 23672 0, // DQuad_with_ssub_4:ssub_9 23673 0, // DQuad_with_ssub_4:ssub_10 23674 0, // DQuad_with_ssub_4:ssub_11 23675 0, // DQuad_with_ssub_4:ssub_12 23676 0, // DQuad_with_ssub_4:ssub_13 23677 0, // DQuad_with_ssub_4:ssub_14 23678 0, // DQuad_with_ssub_4:ssub_15 23679 64, // DQuad_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 23680 84, // DQuad_with_ssub_4:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_4 23681 63, // DQuad_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_0 23682 81, // DQuad_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_2 23683 70, // DQuad_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_2 23684 0, // DQuad_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23685 0, // DQuad_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23686 0, // DQuad_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23687 0, // DQuad_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23688 0, // DQuad_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23689 0, // DQuad_with_ssub_4:ssub_4_ssub_5_ssub_8_ssub_9 23690 0, // DQuad_with_ssub_4:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23691 0, // DQuad_with_ssub_4:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23692 0, // DQuad_with_ssub_4:ssub_6_ssub_7_dsub_5 23693 0, // DQuad_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23694 0, // DQuad_with_ssub_4:ssub_6_ssub_7_dsub_5_dsub_7 23695 0, // DQuad_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9 23696 0, // DQuad_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23697 0, // DQuad_with_ssub_4:ssub_8_ssub_9_ssub_12_ssub_13 23698 0, // DQuad_with_ssub_4:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23699 0, // DQuad_with_ssub_4:dsub_5_dsub_7 23700 0, // DQuad_with_ssub_4:dsub_5_ssub_12_ssub_13_dsub_7 23701 0, // DQuad_with_ssub_4:dsub_5_ssub_12_ssub_13 23702 0, // DQuad_with_ssub_4:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23703 }, 23704 { // DQuad_with_ssub_6 23705 52, // DQuad_with_ssub_6:dsub_0 -> DPR_VFP2 23706 52, // DQuad_with_ssub_6:dsub_1 -> DPR_VFP2 23707 52, // DQuad_with_ssub_6:dsub_2 -> DPR_VFP2 23708 52, // DQuad_with_ssub_6:dsub_3 -> DPR_VFP2 23709 0, // DQuad_with_ssub_6:dsub_4 23710 0, // DQuad_with_ssub_6:dsub_5 23711 0, // DQuad_with_ssub_6:dsub_6 23712 0, // DQuad_with_ssub_6:dsub_7 23713 0, // DQuad_with_ssub_6:gsub_0 23714 0, // DQuad_with_ssub_6:gsub_1 23715 0, // DQuad_with_ssub_6:qqsub_0 23716 0, // DQuad_with_ssub_6:qqsub_1 23717 70, // DQuad_with_ssub_6:qsub_0 -> DPair_with_ssub_2 23718 70, // DQuad_with_ssub_6:qsub_1 -> DPair_with_ssub_2 23719 0, // DQuad_with_ssub_6:qsub_2 23720 0, // DQuad_with_ssub_6:qsub_3 23721 3, // DQuad_with_ssub_6:ssub_0 -> SPR 23722 3, // DQuad_with_ssub_6:ssub_1 -> SPR 23723 3, // DQuad_with_ssub_6:ssub_2 -> SPR 23724 3, // DQuad_with_ssub_6:ssub_3 -> SPR 23725 3, // DQuad_with_ssub_6:ssub_4 -> SPR 23726 3, // DQuad_with_ssub_6:ssub_5 -> SPR 23727 3, // DQuad_with_ssub_6:ssub_6 -> SPR 23728 3, // DQuad_with_ssub_6:ssub_7 -> SPR 23729 0, // DQuad_with_ssub_6:ssub_8 23730 0, // DQuad_with_ssub_6:ssub_9 23731 0, // DQuad_with_ssub_6:ssub_10 23732 0, // DQuad_with_ssub_6:ssub_11 23733 0, // DQuad_with_ssub_6:ssub_12 23734 0, // DQuad_with_ssub_6:ssub_13 23735 0, // DQuad_with_ssub_6:ssub_14 23736 0, // DQuad_with_ssub_6:ssub_15 23737 64, // DQuad_with_ssub_6:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 23738 84, // DQuad_with_ssub_6:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_4 23739 64, // DQuad_with_ssub_6:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_4 23740 84, // DQuad_with_ssub_6:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_4 23741 70, // DQuad_with_ssub_6:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_2 23742 0, // DQuad_with_ssub_6:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23743 0, // DQuad_with_ssub_6:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23744 0, // DQuad_with_ssub_6:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23745 0, // DQuad_with_ssub_6:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23746 0, // DQuad_with_ssub_6:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23747 0, // DQuad_with_ssub_6:ssub_4_ssub_5_ssub_8_ssub_9 23748 0, // DQuad_with_ssub_6:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23749 0, // DQuad_with_ssub_6:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23750 0, // DQuad_with_ssub_6:ssub_6_ssub_7_dsub_5 23751 0, // DQuad_with_ssub_6:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23752 0, // DQuad_with_ssub_6:ssub_6_ssub_7_dsub_5_dsub_7 23753 0, // DQuad_with_ssub_6:ssub_6_ssub_7_ssub_8_ssub_9 23754 0, // DQuad_with_ssub_6:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23755 0, // DQuad_with_ssub_6:ssub_8_ssub_9_ssub_12_ssub_13 23756 0, // DQuad_with_ssub_6:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23757 0, // DQuad_with_ssub_6:dsub_5_dsub_7 23758 0, // DQuad_with_ssub_6:dsub_5_ssub_12_ssub_13_dsub_7 23759 0, // DQuad_with_ssub_6:dsub_5_ssub_12_ssub_13 23760 0, // DQuad_with_ssub_6:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23761 }, 23762 { // DQuad_with_dsub_0_in_DPR_8 23763 20, // DQuad_with_dsub_0_in_DPR_8:dsub_0 -> FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 23764 52, // DQuad_with_dsub_0_in_DPR_8:dsub_1 -> DPR_VFP2 23765 52, // DQuad_with_dsub_0_in_DPR_8:dsub_2 -> DPR_VFP2 23766 52, // DQuad_with_dsub_0_in_DPR_8:dsub_3 -> DPR_VFP2 23767 0, // DQuad_with_dsub_0_in_DPR_8:dsub_4 23768 0, // DQuad_with_dsub_0_in_DPR_8:dsub_5 23769 0, // DQuad_with_dsub_0_in_DPR_8:dsub_6 23770 0, // DQuad_with_dsub_0_in_DPR_8:dsub_7 23771 0, // DQuad_with_dsub_0_in_DPR_8:gsub_0 23772 0, // DQuad_with_dsub_0_in_DPR_8:gsub_1 23773 0, // DQuad_with_dsub_0_in_DPR_8:qqsub_0 23774 0, // DQuad_with_dsub_0_in_DPR_8:qqsub_1 23775 71, // DQuad_with_dsub_0_in_DPR_8:qsub_0 -> DPair_with_dsub_0_in_DPR_8 23776 70, // DQuad_with_dsub_0_in_DPR_8:qsub_1 -> DPair_with_ssub_2 23777 0, // DQuad_with_dsub_0_in_DPR_8:qsub_2 23778 0, // DQuad_with_dsub_0_in_DPR_8:qsub_3 23779 8, // DQuad_with_dsub_0_in_DPR_8:ssub_0 -> SPR_8 23780 8, // DQuad_with_dsub_0_in_DPR_8:ssub_1 -> SPR_8 23781 3, // DQuad_with_dsub_0_in_DPR_8:ssub_2 -> SPR 23782 3, // DQuad_with_dsub_0_in_DPR_8:ssub_3 -> SPR 23783 3, // DQuad_with_dsub_0_in_DPR_8:ssub_4 -> SPR 23784 3, // DQuad_with_dsub_0_in_DPR_8:ssub_5 -> SPR 23785 3, // DQuad_with_dsub_0_in_DPR_8:ssub_6 -> SPR 23786 3, // DQuad_with_dsub_0_in_DPR_8:ssub_7 -> SPR 23787 0, // DQuad_with_dsub_0_in_DPR_8:ssub_8 23788 0, // DQuad_with_dsub_0_in_DPR_8:ssub_9 23789 0, // DQuad_with_dsub_0_in_DPR_8:ssub_10 23790 0, // DQuad_with_dsub_0_in_DPR_8:ssub_11 23791 0, // DQuad_with_dsub_0_in_DPR_8:ssub_12 23792 0, // DQuad_with_dsub_0_in_DPR_8:ssub_13 23793 0, // DQuad_with_dsub_0_in_DPR_8:ssub_14 23794 0, // DQuad_with_dsub_0_in_DPR_8:ssub_15 23795 65, // DQuad_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_0_in_DPR_8 23796 87, // DQuad_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_0_in_DPR_8 23797 64, // DQuad_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_4 23798 84, // DQuad_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_4 23799 70, // DQuad_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_2 23800 0, // DQuad_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23801 0, // DQuad_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23802 0, // DQuad_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23803 0, // DQuad_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23804 0, // DQuad_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23805 0, // DQuad_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 23806 0, // DQuad_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23807 0, // DQuad_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23808 0, // DQuad_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5 23809 0, // DQuad_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23810 0, // DQuad_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 23811 0, // DQuad_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 23812 0, // DQuad_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23813 0, // DQuad_with_dsub_0_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 23814 0, // DQuad_with_dsub_0_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23815 0, // DQuad_with_dsub_0_in_DPR_8:dsub_5_dsub_7 23816 0, // DQuad_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 23817 0, // DQuad_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13 23818 0, // DQuad_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23819 }, 23820 { // DQuad_with_qsub_0_in_MQPR 23821 52, // DQuad_with_qsub_0_in_MQPR:dsub_0 -> DPR_VFP2 23822 52, // DQuad_with_qsub_0_in_MQPR:dsub_1 -> DPR_VFP2 23823 51, // DQuad_with_qsub_0_in_MQPR:dsub_2 -> DPR 23824 51, // DQuad_with_qsub_0_in_MQPR:dsub_3 -> DPR 23825 0, // DQuad_with_qsub_0_in_MQPR:dsub_4 23826 0, // DQuad_with_qsub_0_in_MQPR:dsub_5 23827 0, // DQuad_with_qsub_0_in_MQPR:dsub_6 23828 0, // DQuad_with_qsub_0_in_MQPR:dsub_7 23829 0, // DQuad_with_qsub_0_in_MQPR:gsub_0 23830 0, // DQuad_with_qsub_0_in_MQPR:gsub_1 23831 0, // DQuad_with_qsub_0_in_MQPR:qqsub_0 23832 0, // DQuad_with_qsub_0_in_MQPR:qqsub_1 23833 72, // DQuad_with_qsub_0_in_MQPR:qsub_0 -> MQPR 23834 69, // DQuad_with_qsub_0_in_MQPR:qsub_1 -> QPR 23835 0, // DQuad_with_qsub_0_in_MQPR:qsub_2 23836 0, // DQuad_with_qsub_0_in_MQPR:qsub_3 23837 3, // DQuad_with_qsub_0_in_MQPR:ssub_0 -> SPR 23838 3, // DQuad_with_qsub_0_in_MQPR:ssub_1 -> SPR 23839 3, // DQuad_with_qsub_0_in_MQPR:ssub_2 -> SPR 23840 3, // DQuad_with_qsub_0_in_MQPR:ssub_3 -> SPR 23841 3, // DQuad_with_qsub_0_in_MQPR:ssub_4 -> SPR 23842 3, // DQuad_with_qsub_0_in_MQPR:ssub_5 -> SPR 23843 3, // DQuad_with_qsub_0_in_MQPR:ssub_6 -> SPR 23844 3, // DQuad_with_qsub_0_in_MQPR:ssub_7 -> SPR 23845 0, // DQuad_with_qsub_0_in_MQPR:ssub_8 23846 0, // DQuad_with_qsub_0_in_MQPR:ssub_9 23847 0, // DQuad_with_qsub_0_in_MQPR:ssub_10 23848 0, // DQuad_with_qsub_0_in_MQPR:ssub_11 23849 0, // DQuad_with_qsub_0_in_MQPR:ssub_12 23850 0, // DQuad_with_qsub_0_in_MQPR:ssub_13 23851 0, // DQuad_with_qsub_0_in_MQPR:ssub_14 23852 0, // DQuad_with_qsub_0_in_MQPR:ssub_15 23853 63, // DQuad_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_0 23854 88, // DQuad_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_qsub_0_in_MQPR 23855 63, // DQuad_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_0 23856 89, // DQuad_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 23857 68, // DQuad_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_0 23858 0, // DQuad_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23859 0, // DQuad_with_qsub_0_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23860 0, // DQuad_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23861 0, // DQuad_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23862 0, // DQuad_with_qsub_0_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23863 0, // DQuad_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9 23864 0, // DQuad_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23865 0, // DQuad_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23866 0, // DQuad_with_qsub_0_in_MQPR:ssub_6_ssub_7_dsub_5 23867 0, // DQuad_with_qsub_0_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23868 0, // DQuad_with_qsub_0_in_MQPR:ssub_6_ssub_7_dsub_5_dsub_7 23869 0, // DQuad_with_qsub_0_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9 23870 0, // DQuad_with_qsub_0_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23871 0, // DQuad_with_qsub_0_in_MQPR:ssub_8_ssub_9_ssub_12_ssub_13 23872 0, // DQuad_with_qsub_0_in_MQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23873 0, // DQuad_with_qsub_0_in_MQPR:dsub_5_dsub_7 23874 0, // DQuad_with_qsub_0_in_MQPR:dsub_5_ssub_12_ssub_13_dsub_7 23875 0, // DQuad_with_qsub_0_in_MQPR:dsub_5_ssub_12_ssub_13 23876 0, // DQuad_with_qsub_0_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23877 }, 23878 { // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 23879 52, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_0 -> DPR_VFP2 23880 51, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_1 -> DPR 23881 51, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_2 -> DPR 23882 51, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_3 -> DPR 23883 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_4 23884 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5 23885 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_6 23886 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_7 23887 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:gsub_0 23888 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:gsub_1 23889 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qqsub_0 23890 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qqsub_1 23891 68, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_0 -> DPair_with_ssub_0 23892 67, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_1 -> DPair 23893 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_2 23894 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:qsub_3 23895 3, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0 -> SPR 23896 3, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_1 -> SPR 23897 3, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2 -> SPR 23898 3, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_3 -> SPR 23899 3, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4 -> SPR 23900 3, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_5 -> SPR 23901 3, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6 -> SPR 23902 3, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_7 -> SPR 23903 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_8 23904 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_9 23905 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_10 23906 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_11 23907 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_12 23908 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_13 23909 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_14 23910 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_15 23911 63, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_0 23912 89, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 23913 62, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc 23914 80, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_qsub_0_in_QPR 23915 69, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5 -> QPR 23916 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23917 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23918 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23919 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23920 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23921 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_8_ssub_9 23922 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23923 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23924 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_dsub_5 23925 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23926 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_dsub_5_dsub_7 23927 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9 23928 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23929 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_8_ssub_9_ssub_12_ssub_13 23930 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23931 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5_dsub_7 23932 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5_ssub_12_ssub_13_dsub_7 23933 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:dsub_5_ssub_12_ssub_13 23934 0, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23935 }, 23936 { // DQuad_with_dsub_1_in_DPR_8 23937 53, // DQuad_with_dsub_1_in_DPR_8:dsub_0 -> DPR_8 23938 53, // DQuad_with_dsub_1_in_DPR_8:dsub_1 -> DPR_8 23939 52, // DQuad_with_dsub_1_in_DPR_8:dsub_2 -> DPR_VFP2 23940 52, // DQuad_with_dsub_1_in_DPR_8:dsub_3 -> DPR_VFP2 23941 0, // DQuad_with_dsub_1_in_DPR_8:dsub_4 23942 0, // DQuad_with_dsub_1_in_DPR_8:dsub_5 23943 0, // DQuad_with_dsub_1_in_DPR_8:dsub_6 23944 0, // DQuad_with_dsub_1_in_DPR_8:dsub_7 23945 0, // DQuad_with_dsub_1_in_DPR_8:gsub_0 23946 0, // DQuad_with_dsub_1_in_DPR_8:gsub_1 23947 0, // DQuad_with_dsub_1_in_DPR_8:qqsub_0 23948 0, // DQuad_with_dsub_1_in_DPR_8:qqsub_1 23949 74, // DQuad_with_dsub_1_in_DPR_8:qsub_0 -> DPair_with_dsub_1_in_DPR_8 23950 70, // DQuad_with_dsub_1_in_DPR_8:qsub_1 -> DPair_with_ssub_2 23951 0, // DQuad_with_dsub_1_in_DPR_8:qsub_2 23952 0, // DQuad_with_dsub_1_in_DPR_8:qsub_3 23953 8, // DQuad_with_dsub_1_in_DPR_8:ssub_0 -> SPR_8 23954 8, // DQuad_with_dsub_1_in_DPR_8:ssub_1 -> SPR_8 23955 8, // DQuad_with_dsub_1_in_DPR_8:ssub_2 -> SPR_8 23956 8, // DQuad_with_dsub_1_in_DPR_8:ssub_3 -> SPR_8 23957 3, // DQuad_with_dsub_1_in_DPR_8:ssub_4 -> SPR 23958 3, // DQuad_with_dsub_1_in_DPR_8:ssub_5 -> SPR 23959 3, // DQuad_with_dsub_1_in_DPR_8:ssub_6 -> SPR 23960 3, // DQuad_with_dsub_1_in_DPR_8:ssub_7 -> SPR 23961 0, // DQuad_with_dsub_1_in_DPR_8:ssub_8 23962 0, // DQuad_with_dsub_1_in_DPR_8:ssub_9 23963 0, // DQuad_with_dsub_1_in_DPR_8:ssub_10 23964 0, // DQuad_with_dsub_1_in_DPR_8:ssub_11 23965 0, // DQuad_with_dsub_1_in_DPR_8:ssub_12 23966 0, // DQuad_with_dsub_1_in_DPR_8:ssub_13 23967 0, // DQuad_with_dsub_1_in_DPR_8:ssub_14 23968 0, // DQuad_with_dsub_1_in_DPR_8:ssub_15 23969 65, // DQuad_with_dsub_1_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_0_in_DPR_8 23970 90, // DQuad_with_dsub_1_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_1_in_DPR_8 23971 65, // DQuad_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_dsub_0_in_DPR_8 23972 87, // DQuad_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_dsub_0_in_DPR_8 23973 71, // DQuad_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_0_in_DPR_8 23974 0, // DQuad_with_dsub_1_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 23975 0, // DQuad_with_dsub_1_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23976 0, // DQuad_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 23977 0, // DQuad_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 23978 0, // DQuad_with_dsub_1_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23979 0, // DQuad_with_dsub_1_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 23980 0, // DQuad_with_dsub_1_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 23981 0, // DQuad_with_dsub_1_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 23982 0, // DQuad_with_dsub_1_in_DPR_8:ssub_6_ssub_7_dsub_5 23983 0, // DQuad_with_dsub_1_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 23984 0, // DQuad_with_dsub_1_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 23985 0, // DQuad_with_dsub_1_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 23986 0, // DQuad_with_dsub_1_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23987 0, // DQuad_with_dsub_1_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 23988 0, // DQuad_with_dsub_1_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 23989 0, // DQuad_with_dsub_1_in_DPR_8:dsub_5_dsub_7 23990 0, // DQuad_with_dsub_1_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 23991 0, // DQuad_with_dsub_1_in_DPR_8:dsub_5_ssub_12_ssub_13 23992 0, // DQuad_with_dsub_1_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 23993 }, 23994 { // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 23995 52, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_0 -> DPR_VFP2 23996 52, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_1 -> DPR_VFP2 23997 52, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_2 -> DPR_VFP2 23998 51, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_3 -> DPR 23999 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_4 24000 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5 24001 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_6 24002 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_7 24003 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:gsub_0 24004 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:gsub_1 24005 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qqsub_0 24006 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qqsub_1 24007 70, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_0 -> DPair_with_ssub_2 24008 68, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_1 -> DPair_with_ssub_0 24009 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_2 24010 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_3 24011 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0 -> SPR 24012 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_1 -> SPR 24013 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2 -> SPR 24014 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_3 -> SPR 24015 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4 -> SPR 24016 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_5 -> SPR 24017 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6 -> SPR 24018 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_7 -> SPR 24019 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8 24020 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_9 24021 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_10 24022 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_11 24023 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_12 24024 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_13 24025 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_14 24026 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_15 24027 64, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 24028 91, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24029 63, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_0 24030 88, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_qsub_0_in_MQPR 24031 73, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> QPR_VFP2 24032 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 24033 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24034 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 24035 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24036 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24037 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9 24038 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24039 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24040 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_dsub_5 24041 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 24042 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_dsub_5_dsub_7 24043 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9 24044 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24045 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8_ssub_9_ssub_12_ssub_13 24046 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24047 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_dsub_7 24048 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_ssub_12_ssub_13_dsub_7 24049 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_ssub_12_ssub_13 24050 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 24051 }, 24052 { // MQQPR 24053 52, // MQQPR:dsub_0 -> DPR_VFP2 24054 52, // MQQPR:dsub_1 -> DPR_VFP2 24055 52, // MQQPR:dsub_2 -> DPR_VFP2 24056 52, // MQQPR:dsub_3 -> DPR_VFP2 24057 0, // MQQPR:dsub_4 24058 0, // MQQPR:dsub_5 24059 0, // MQQPR:dsub_6 24060 0, // MQQPR:dsub_7 24061 0, // MQQPR:gsub_0 24062 0, // MQQPR:gsub_1 24063 0, // MQQPR:qqsub_0 24064 0, // MQQPR:qqsub_1 24065 73, // MQQPR:qsub_0 -> QPR_VFP2 24066 73, // MQQPR:qsub_1 -> QPR_VFP2 24067 0, // MQQPR:qsub_2 24068 0, // MQQPR:qsub_3 24069 3, // MQQPR:ssub_0 -> SPR 24070 3, // MQQPR:ssub_1 -> SPR 24071 3, // MQQPR:ssub_2 -> SPR 24072 3, // MQQPR:ssub_3 -> SPR 24073 3, // MQQPR:ssub_4 -> SPR 24074 3, // MQQPR:ssub_5 -> SPR 24075 3, // MQQPR:ssub_6 -> SPR 24076 3, // MQQPR:ssub_7 -> SPR 24077 0, // MQQPR:ssub_8 24078 0, // MQQPR:ssub_9 24079 0, // MQQPR:ssub_10 24080 0, // MQQPR:ssub_11 24081 0, // MQQPR:ssub_12 24082 0, // MQQPR:ssub_13 24083 0, // MQQPR:ssub_14 24084 0, // MQQPR:ssub_15 24085 64, // MQQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 24086 92, // MQQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 24087 64, // MQQPR:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_4 24088 91, // MQQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24089 70, // MQQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_2 24090 0, // MQQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 24091 0, // MQQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24092 0, // MQQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 24093 0, // MQQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24094 0, // MQQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24095 0, // MQQPR:ssub_4_ssub_5_ssub_8_ssub_9 24096 0, // MQQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24097 0, // MQQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24098 0, // MQQPR:ssub_6_ssub_7_dsub_5 24099 0, // MQQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 24100 0, // MQQPR:ssub_6_ssub_7_dsub_5_dsub_7 24101 0, // MQQPR:ssub_6_ssub_7_ssub_8_ssub_9 24102 0, // MQQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24103 0, // MQQPR:ssub_8_ssub_9_ssub_12_ssub_13 24104 0, // MQQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24105 0, // MQQPR:dsub_5_dsub_7 24106 0, // MQQPR:dsub_5_ssub_12_ssub_13_dsub_7 24107 0, // MQQPR:dsub_5_ssub_12_ssub_13 24108 0, // MQQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 24109 }, 24110 { // DQuad_with_dsub_2_in_DPR_8 24111 53, // DQuad_with_dsub_2_in_DPR_8:dsub_0 -> DPR_8 24112 53, // DQuad_with_dsub_2_in_DPR_8:dsub_1 -> DPR_8 24113 53, // DQuad_with_dsub_2_in_DPR_8:dsub_2 -> DPR_8 24114 52, // DQuad_with_dsub_2_in_DPR_8:dsub_3 -> DPR_VFP2 24115 0, // DQuad_with_dsub_2_in_DPR_8:dsub_4 24116 0, // DQuad_with_dsub_2_in_DPR_8:dsub_5 24117 0, // DQuad_with_dsub_2_in_DPR_8:dsub_6 24118 0, // DQuad_with_dsub_2_in_DPR_8:dsub_7 24119 0, // DQuad_with_dsub_2_in_DPR_8:gsub_0 24120 0, // DQuad_with_dsub_2_in_DPR_8:gsub_1 24121 0, // DQuad_with_dsub_2_in_DPR_8:qqsub_0 24122 0, // DQuad_with_dsub_2_in_DPR_8:qqsub_1 24123 74, // DQuad_with_dsub_2_in_DPR_8:qsub_0 -> DPair_with_dsub_1_in_DPR_8 24124 71, // DQuad_with_dsub_2_in_DPR_8:qsub_1 -> DPair_with_dsub_0_in_DPR_8 24125 0, // DQuad_with_dsub_2_in_DPR_8:qsub_2 24126 0, // DQuad_with_dsub_2_in_DPR_8:qsub_3 24127 8, // DQuad_with_dsub_2_in_DPR_8:ssub_0 -> SPR_8 24128 8, // DQuad_with_dsub_2_in_DPR_8:ssub_1 -> SPR_8 24129 8, // DQuad_with_dsub_2_in_DPR_8:ssub_2 -> SPR_8 24130 8, // DQuad_with_dsub_2_in_DPR_8:ssub_3 -> SPR_8 24131 8, // DQuad_with_dsub_2_in_DPR_8:ssub_4 -> SPR_8 24132 8, // DQuad_with_dsub_2_in_DPR_8:ssub_5 -> SPR_8 24133 3, // DQuad_with_dsub_2_in_DPR_8:ssub_6 -> SPR 24134 3, // DQuad_with_dsub_2_in_DPR_8:ssub_7 -> SPR 24135 0, // DQuad_with_dsub_2_in_DPR_8:ssub_8 24136 0, // DQuad_with_dsub_2_in_DPR_8:ssub_9 24137 0, // DQuad_with_dsub_2_in_DPR_8:ssub_10 24138 0, // DQuad_with_dsub_2_in_DPR_8:ssub_11 24139 0, // DQuad_with_dsub_2_in_DPR_8:ssub_12 24140 0, // DQuad_with_dsub_2_in_DPR_8:ssub_13 24141 0, // DQuad_with_dsub_2_in_DPR_8:ssub_14 24142 0, // DQuad_with_dsub_2_in_DPR_8:ssub_15 24143 66, // DQuad_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 24144 94, // DQuad_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_2_in_DPR_8 24145 65, // DQuad_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_dsub_0_in_DPR_8 24146 90, // DQuad_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_dsub_1_in_DPR_8 24147 74, // DQuad_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_1_in_DPR_8 24148 0, // DQuad_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 24149 0, // DQuad_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24150 0, // DQuad_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 24151 0, // DQuad_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24152 0, // DQuad_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24153 0, // DQuad_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 24154 0, // DQuad_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24155 0, // DQuad_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24156 0, // DQuad_with_dsub_2_in_DPR_8:ssub_6_ssub_7_dsub_5 24157 0, // DQuad_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 24158 0, // DQuad_with_dsub_2_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 24159 0, // DQuad_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 24160 0, // DQuad_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24161 0, // DQuad_with_dsub_2_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 24162 0, // DQuad_with_dsub_2_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24163 0, // DQuad_with_dsub_2_in_DPR_8:dsub_5_dsub_7 24164 0, // DQuad_with_dsub_2_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 24165 0, // DQuad_with_dsub_2_in_DPR_8:dsub_5_ssub_12_ssub_13 24166 0, // DQuad_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 24167 }, 24168 { // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24169 52, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_0 -> DPR_VFP2 24170 52, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_1 -> DPR_VFP2 24171 52, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_2 -> DPR_VFP2 24172 52, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_3 -> DPR_VFP2 24173 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_4 24174 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5 24175 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_6 24176 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_7 24177 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:gsub_0 24178 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:gsub_1 24179 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qqsub_0 24180 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qqsub_1 24181 70, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_0 -> DPair_with_ssub_2 24182 70, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_1 -> DPair_with_ssub_2 24183 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_2 24184 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_3 24185 3, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0 -> SPR 24186 3, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_1 -> SPR 24187 3, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2 -> SPR 24188 3, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_3 -> SPR 24189 3, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4 -> SPR 24190 3, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_5 -> SPR 24191 3, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6 -> SPR 24192 3, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_7 -> SPR 24193 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8 24194 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_9 24195 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_10 24196 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_11 24197 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_12 24198 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_13 24199 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_14 24200 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_15 24201 64, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 24202 91, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24203 64, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_4 24204 92, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 24205 73, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> QPR_VFP2 24206 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 24207 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24208 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 24209 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24210 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24211 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9 24212 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24213 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24214 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_dsub_5 24215 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 24216 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_dsub_5_dsub_7 24217 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9 24218 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24219 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8_ssub_9_ssub_12_ssub_13 24220 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24221 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_dsub_7 24222 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_ssub_12_ssub_13_dsub_7 24223 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_ssub_12_ssub_13 24224 0, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 24225 }, 24226 { // DQuad_with_dsub_3_in_DPR_8 24227 53, // DQuad_with_dsub_3_in_DPR_8:dsub_0 -> DPR_8 24228 53, // DQuad_with_dsub_3_in_DPR_8:dsub_1 -> DPR_8 24229 53, // DQuad_with_dsub_3_in_DPR_8:dsub_2 -> DPR_8 24230 53, // DQuad_with_dsub_3_in_DPR_8:dsub_3 -> DPR_8 24231 0, // DQuad_with_dsub_3_in_DPR_8:dsub_4 24232 0, // DQuad_with_dsub_3_in_DPR_8:dsub_5 24233 0, // DQuad_with_dsub_3_in_DPR_8:dsub_6 24234 0, // DQuad_with_dsub_3_in_DPR_8:dsub_7 24235 0, // DQuad_with_dsub_3_in_DPR_8:gsub_0 24236 0, // DQuad_with_dsub_3_in_DPR_8:gsub_1 24237 0, // DQuad_with_dsub_3_in_DPR_8:qqsub_0 24238 0, // DQuad_with_dsub_3_in_DPR_8:qqsub_1 24239 74, // DQuad_with_dsub_3_in_DPR_8:qsub_0 -> DPair_with_dsub_1_in_DPR_8 24240 74, // DQuad_with_dsub_3_in_DPR_8:qsub_1 -> DPair_with_dsub_1_in_DPR_8 24241 0, // DQuad_with_dsub_3_in_DPR_8:qsub_2 24242 0, // DQuad_with_dsub_3_in_DPR_8:qsub_3 24243 8, // DQuad_with_dsub_3_in_DPR_8:ssub_0 -> SPR_8 24244 8, // DQuad_with_dsub_3_in_DPR_8:ssub_1 -> SPR_8 24245 8, // DQuad_with_dsub_3_in_DPR_8:ssub_2 -> SPR_8 24246 8, // DQuad_with_dsub_3_in_DPR_8:ssub_3 -> SPR_8 24247 8, // DQuad_with_dsub_3_in_DPR_8:ssub_4 -> SPR_8 24248 8, // DQuad_with_dsub_3_in_DPR_8:ssub_5 -> SPR_8 24249 8, // DQuad_with_dsub_3_in_DPR_8:ssub_6 -> SPR_8 24250 8, // DQuad_with_dsub_3_in_DPR_8:ssub_7 -> SPR_8 24251 0, // DQuad_with_dsub_3_in_DPR_8:ssub_8 24252 0, // DQuad_with_dsub_3_in_DPR_8:ssub_9 24253 0, // DQuad_with_dsub_3_in_DPR_8:ssub_10 24254 0, // DQuad_with_dsub_3_in_DPR_8:ssub_11 24255 0, // DQuad_with_dsub_3_in_DPR_8:ssub_12 24256 0, // DQuad_with_dsub_3_in_DPR_8:ssub_13 24257 0, // DQuad_with_dsub_3_in_DPR_8:ssub_14 24258 0, // DQuad_with_dsub_3_in_DPR_8:ssub_15 24259 66, // DQuad_with_dsub_3_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 24260 94, // DQuad_with_dsub_3_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_2_in_DPR_8 24261 66, // DQuad_with_dsub_3_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_dsub_2_in_DPR_8 24262 94, // DQuad_with_dsub_3_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_dsub_2_in_DPR_8 24263 74, // DQuad_with_dsub_3_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_1_in_DPR_8 24264 0, // DQuad_with_dsub_3_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 24265 0, // DQuad_with_dsub_3_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24266 0, // DQuad_with_dsub_3_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 24267 0, // DQuad_with_dsub_3_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24268 0, // DQuad_with_dsub_3_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24269 0, // DQuad_with_dsub_3_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 24270 0, // DQuad_with_dsub_3_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24271 0, // DQuad_with_dsub_3_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24272 0, // DQuad_with_dsub_3_in_DPR_8:ssub_6_ssub_7_dsub_5 24273 0, // DQuad_with_dsub_3_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 24274 0, // DQuad_with_dsub_3_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 24275 0, // DQuad_with_dsub_3_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 24276 0, // DQuad_with_dsub_3_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24277 0, // DQuad_with_dsub_3_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 24278 0, // DQuad_with_dsub_3_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24279 0, // DQuad_with_dsub_3_in_DPR_8:dsub_5_dsub_7 24280 0, // DQuad_with_dsub_3_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 24281 0, // DQuad_with_dsub_3_in_DPR_8:dsub_5_ssub_12_ssub_13 24282 0, // DQuad_with_dsub_3_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 24283 }, 24284 { // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24285 53, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_0 -> DPR_8 24286 52, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_1 -> DPR_VFP2 24287 52, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_2 -> DPR_VFP2 24288 52, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_3 -> DPR_VFP2 24289 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_4 24290 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5 24291 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_6 24292 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_7 24293 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:gsub_0 24294 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:gsub_1 24295 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qqsub_0 24296 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qqsub_1 24297 71, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_0 -> DPair_with_dsub_0_in_DPR_8 24298 70, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_1 -> DPair_with_ssub_2 24299 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_2 24300 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_3 24301 8, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0 -> SPR_8 24302 8, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_1 -> SPR_8 24303 3, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2 -> SPR 24304 3, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_3 -> SPR 24305 3, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4 -> SPR 24306 3, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_5 -> SPR 24307 3, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6 -> SPR 24308 3, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_7 -> SPR 24309 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8 24310 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_9 24311 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_10 24312 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_11 24313 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_12 24314 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_13 24315 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_14 24316 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_15 24317 65, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_0_in_DPR_8 24318 96, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24319 64, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_4 24320 92, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 24321 73, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> QPR_VFP2 24322 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 24323 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24324 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 24325 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24326 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24327 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9 24328 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24329 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24330 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_dsub_5 24331 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 24332 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_dsub_5_dsub_7 24333 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9 24334 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24335 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8_ssub_9_ssub_12_ssub_13 24336 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24337 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_dsub_7 24338 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_ssub_12_ssub_13_dsub_7 24339 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_ssub_12_ssub_13 24340 0, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 24341 }, 24342 { // DQuad_with_qsub_0_in_QPR_8 24343 53, // DQuad_with_qsub_0_in_QPR_8:dsub_0 -> DPR_8 24344 53, // DQuad_with_qsub_0_in_QPR_8:dsub_1 -> DPR_8 24345 52, // DQuad_with_qsub_0_in_QPR_8:dsub_2 -> DPR_VFP2 24346 52, // DQuad_with_qsub_0_in_QPR_8:dsub_3 -> DPR_VFP2 24347 0, // DQuad_with_qsub_0_in_QPR_8:dsub_4 24348 0, // DQuad_with_qsub_0_in_QPR_8:dsub_5 24349 0, // DQuad_with_qsub_0_in_QPR_8:dsub_6 24350 0, // DQuad_with_qsub_0_in_QPR_8:dsub_7 24351 0, // DQuad_with_qsub_0_in_QPR_8:gsub_0 24352 0, // DQuad_with_qsub_0_in_QPR_8:gsub_1 24353 0, // DQuad_with_qsub_0_in_QPR_8:qqsub_0 24354 0, // DQuad_with_qsub_0_in_QPR_8:qqsub_1 24355 75, // DQuad_with_qsub_0_in_QPR_8:qsub_0 -> QPR_8 24356 73, // DQuad_with_qsub_0_in_QPR_8:qsub_1 -> QPR_VFP2 24357 0, // DQuad_with_qsub_0_in_QPR_8:qsub_2 24358 0, // DQuad_with_qsub_0_in_QPR_8:qsub_3 24359 8, // DQuad_with_qsub_0_in_QPR_8:ssub_0 -> SPR_8 24360 8, // DQuad_with_qsub_0_in_QPR_8:ssub_1 -> SPR_8 24361 8, // DQuad_with_qsub_0_in_QPR_8:ssub_2 -> SPR_8 24362 8, // DQuad_with_qsub_0_in_QPR_8:ssub_3 -> SPR_8 24363 3, // DQuad_with_qsub_0_in_QPR_8:ssub_4 -> SPR 24364 3, // DQuad_with_qsub_0_in_QPR_8:ssub_5 -> SPR 24365 3, // DQuad_with_qsub_0_in_QPR_8:ssub_6 -> SPR 24366 3, // DQuad_with_qsub_0_in_QPR_8:ssub_7 -> SPR 24367 0, // DQuad_with_qsub_0_in_QPR_8:ssub_8 24368 0, // DQuad_with_qsub_0_in_QPR_8:ssub_9 24369 0, // DQuad_with_qsub_0_in_QPR_8:ssub_10 24370 0, // DQuad_with_qsub_0_in_QPR_8:ssub_11 24371 0, // DQuad_with_qsub_0_in_QPR_8:ssub_12 24372 0, // DQuad_with_qsub_0_in_QPR_8:ssub_13 24373 0, // DQuad_with_qsub_0_in_QPR_8:ssub_14 24374 0, // DQuad_with_qsub_0_in_QPR_8:ssub_15 24375 65, // DQuad_with_qsub_0_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_0_in_DPR_8 24376 97, // DQuad_with_qsub_0_in_QPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_qsub_0_in_QPR_8 24377 65, // DQuad_with_qsub_0_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_dsub_0_in_DPR_8 24378 96, // DQuad_with_qsub_0_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24379 71, // DQuad_with_qsub_0_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_0_in_DPR_8 24380 0, // DQuad_with_qsub_0_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 24381 0, // DQuad_with_qsub_0_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24382 0, // DQuad_with_qsub_0_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 24383 0, // DQuad_with_qsub_0_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24384 0, // DQuad_with_qsub_0_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24385 0, // DQuad_with_qsub_0_in_QPR_8:ssub_4_ssub_5_ssub_8_ssub_9 24386 0, // DQuad_with_qsub_0_in_QPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24387 0, // DQuad_with_qsub_0_in_QPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24388 0, // DQuad_with_qsub_0_in_QPR_8:ssub_6_ssub_7_dsub_5 24389 0, // DQuad_with_qsub_0_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 24390 0, // DQuad_with_qsub_0_in_QPR_8:ssub_6_ssub_7_dsub_5_dsub_7 24391 0, // DQuad_with_qsub_0_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9 24392 0, // DQuad_with_qsub_0_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24393 0, // DQuad_with_qsub_0_in_QPR_8:ssub_8_ssub_9_ssub_12_ssub_13 24394 0, // DQuad_with_qsub_0_in_QPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24395 0, // DQuad_with_qsub_0_in_QPR_8:dsub_5_dsub_7 24396 0, // DQuad_with_qsub_0_in_QPR_8:dsub_5_ssub_12_ssub_13_dsub_7 24397 0, // DQuad_with_qsub_0_in_QPR_8:dsub_5_ssub_12_ssub_13 24398 0, // DQuad_with_qsub_0_in_QPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 24399 }, 24400 { // DQuad_with_qsub_1_in_QPR_8 24401 53, // DQuad_with_qsub_1_in_QPR_8:dsub_0 -> DPR_8 24402 53, // DQuad_with_qsub_1_in_QPR_8:dsub_1 -> DPR_8 24403 53, // DQuad_with_qsub_1_in_QPR_8:dsub_2 -> DPR_8 24404 53, // DQuad_with_qsub_1_in_QPR_8:dsub_3 -> DPR_8 24405 0, // DQuad_with_qsub_1_in_QPR_8:dsub_4 24406 0, // DQuad_with_qsub_1_in_QPR_8:dsub_5 24407 0, // DQuad_with_qsub_1_in_QPR_8:dsub_6 24408 0, // DQuad_with_qsub_1_in_QPR_8:dsub_7 24409 0, // DQuad_with_qsub_1_in_QPR_8:gsub_0 24410 0, // DQuad_with_qsub_1_in_QPR_8:gsub_1 24411 0, // DQuad_with_qsub_1_in_QPR_8:qqsub_0 24412 0, // DQuad_with_qsub_1_in_QPR_8:qqsub_1 24413 75, // DQuad_with_qsub_1_in_QPR_8:qsub_0 -> QPR_8 24414 75, // DQuad_with_qsub_1_in_QPR_8:qsub_1 -> QPR_8 24415 0, // DQuad_with_qsub_1_in_QPR_8:qsub_2 24416 0, // DQuad_with_qsub_1_in_QPR_8:qsub_3 24417 8, // DQuad_with_qsub_1_in_QPR_8:ssub_0 -> SPR_8 24418 8, // DQuad_with_qsub_1_in_QPR_8:ssub_1 -> SPR_8 24419 8, // DQuad_with_qsub_1_in_QPR_8:ssub_2 -> SPR_8 24420 8, // DQuad_with_qsub_1_in_QPR_8:ssub_3 -> SPR_8 24421 8, // DQuad_with_qsub_1_in_QPR_8:ssub_4 -> SPR_8 24422 8, // DQuad_with_qsub_1_in_QPR_8:ssub_5 -> SPR_8 24423 8, // DQuad_with_qsub_1_in_QPR_8:ssub_6 -> SPR_8 24424 8, // DQuad_with_qsub_1_in_QPR_8:ssub_7 -> SPR_8 24425 0, // DQuad_with_qsub_1_in_QPR_8:ssub_8 24426 0, // DQuad_with_qsub_1_in_QPR_8:ssub_9 24427 0, // DQuad_with_qsub_1_in_QPR_8:ssub_10 24428 0, // DQuad_with_qsub_1_in_QPR_8:ssub_11 24429 0, // DQuad_with_qsub_1_in_QPR_8:ssub_12 24430 0, // DQuad_with_qsub_1_in_QPR_8:ssub_13 24431 0, // DQuad_with_qsub_1_in_QPR_8:ssub_14 24432 0, // DQuad_with_qsub_1_in_QPR_8:ssub_15 24433 66, // DQuad_with_qsub_1_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 24434 98, // DQuad_with_qsub_1_in_QPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 24435 66, // DQuad_with_qsub_1_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_dsub_2_in_DPR_8 24436 99, // DQuad_with_qsub_1_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 24437 74, // DQuad_with_qsub_1_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_1_in_DPR_8 24438 0, // DQuad_with_qsub_1_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 24439 0, // DQuad_with_qsub_1_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24440 0, // DQuad_with_qsub_1_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 24441 0, // DQuad_with_qsub_1_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24442 0, // DQuad_with_qsub_1_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24443 0, // DQuad_with_qsub_1_in_QPR_8:ssub_4_ssub_5_ssub_8_ssub_9 24444 0, // DQuad_with_qsub_1_in_QPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24445 0, // DQuad_with_qsub_1_in_QPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24446 0, // DQuad_with_qsub_1_in_QPR_8:ssub_6_ssub_7_dsub_5 24447 0, // DQuad_with_qsub_1_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 24448 0, // DQuad_with_qsub_1_in_QPR_8:ssub_6_ssub_7_dsub_5_dsub_7 24449 0, // DQuad_with_qsub_1_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9 24450 0, // DQuad_with_qsub_1_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24451 0, // DQuad_with_qsub_1_in_QPR_8:ssub_8_ssub_9_ssub_12_ssub_13 24452 0, // DQuad_with_qsub_1_in_QPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24453 0, // DQuad_with_qsub_1_in_QPR_8:dsub_5_dsub_7 24454 0, // DQuad_with_qsub_1_in_QPR_8:dsub_5_ssub_12_ssub_13_dsub_7 24455 0, // DQuad_with_qsub_1_in_QPR_8:dsub_5_ssub_12_ssub_13 24456 0, // DQuad_with_qsub_1_in_QPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 24457 }, 24458 { // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 24459 53, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_0 -> DPR_8 24460 53, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_1 -> DPR_8 24461 53, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_2 -> DPR_8 24462 52, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_3 -> DPR_VFP2 24463 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_4 24464 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_5 24465 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_6 24466 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_7 24467 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:gsub_0 24468 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:gsub_1 24469 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:qqsub_0 24470 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:qqsub_1 24471 74, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:qsub_0 -> DPair_with_dsub_1_in_DPR_8 24472 71, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:qsub_1 -> DPair_with_dsub_0_in_DPR_8 24473 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:qsub_2 24474 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:qsub_3 24475 8, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_0 -> SPR_8 24476 8, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_1 -> SPR_8 24477 8, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2 -> SPR_8 24478 8, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_3 -> SPR_8 24479 8, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_4 -> SPR_8 24480 8, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_5 -> SPR_8 24481 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_6 -> SPR 24482 3, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_7 -> SPR 24483 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_8 24484 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_9 24485 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_10 24486 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_11 24487 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_12 24488 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_13 24489 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_14 24490 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_15 24491 66, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 24492 99, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 24493 65, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_dsub_0_in_DPR_8 24494 97, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_qsub_0_in_QPR_8 24495 75, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> QPR_8 24496 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 24497 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24498 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 24499 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24500 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24501 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_4_ssub_5_ssub_8_ssub_9 24502 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24503 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24504 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_6_ssub_7_dsub_5 24505 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 24506 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_6_ssub_7_dsub_5_dsub_7 24507 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9 24508 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24509 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_8_ssub_9_ssub_12_ssub_13 24510 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24511 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_5_dsub_7 24512 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_5_ssub_12_ssub_13_dsub_7 24513 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:dsub_5_ssub_12_ssub_13 24514 0, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 24515 }, 24516 { // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24517 53, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_0 -> DPR_8 24518 53, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_1 -> DPR_8 24519 53, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_2 -> DPR_8 24520 53, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_3 -> DPR_8 24521 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_4 24522 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5 24523 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_6 24524 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_7 24525 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:gsub_0 24526 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:gsub_1 24527 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qqsub_0 24528 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qqsub_1 24529 74, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_0 -> DPair_with_dsub_1_in_DPR_8 24530 74, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_1 -> DPair_with_dsub_1_in_DPR_8 24531 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_2 24532 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:qsub_3 24533 8, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0 -> SPR_8 24534 8, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_1 -> SPR_8 24535 8, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2 -> SPR_8 24536 8, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_3 -> SPR_8 24537 8, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4 -> SPR_8 24538 8, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_5 -> SPR_8 24539 8, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6 -> SPR_8 24540 8, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_7 -> SPR_8 24541 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8 24542 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_9 24543 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_10 24544 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_11 24545 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_12 24546 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_13 24547 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_14 24548 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_15 24549 66, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 24550 99, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 24551 66, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_dsub_2_in_DPR_8 24552 98, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 24553 75, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> QPR_8 24554 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 24555 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24556 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 24557 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24558 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24559 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9 24560 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 24561 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24562 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_dsub_5 24563 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 24564 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_dsub_5_dsub_7 24565 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9 24566 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24567 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8_ssub_9_ssub_12_ssub_13 24568 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 24569 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_dsub_7 24570 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_ssub_12_ssub_13_dsub_7 24571 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:dsub_5_ssub_12_ssub_13 24572 0, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 24573 }, 24574 { // QQQQPR 24575 51, // QQQQPR:dsub_0 -> DPR 24576 51, // QQQQPR:dsub_1 -> DPR 24577 51, // QQQQPR:dsub_2 -> DPR 24578 51, // QQQQPR:dsub_3 -> DPR 24579 51, // QQQQPR:dsub_4 -> DPR 24580 51, // QQQQPR:dsub_5 -> DPR 24581 51, // QQQQPR:dsub_6 -> DPR 24582 51, // QQQQPR:dsub_7 -> DPR 24583 0, // QQQQPR:gsub_0 24584 0, // QQQQPR:gsub_1 24585 110, // QQQQPR:qqsub_0 -> QQPR 24586 110, // QQQQPR:qqsub_1 -> QQPR 24587 69, // QQQQPR:qsub_0 -> QPR 24588 69, // QQQQPR:qsub_1 -> QPR 24589 69, // QQQQPR:qsub_2 -> QPR 24590 69, // QQQQPR:qsub_3 -> QPR 24591 3, // QQQQPR:ssub_0 -> SPR 24592 3, // QQQQPR:ssub_1 -> SPR 24593 3, // QQQQPR:ssub_2 -> SPR 24594 3, // QQQQPR:ssub_3 -> SPR 24595 3, // QQQQPR:ssub_4 -> SPR 24596 3, // QQQQPR:ssub_5 -> SPR 24597 3, // QQQQPR:ssub_6 -> SPR 24598 3, // QQQQPR:ssub_7 -> SPR 24599 3, // QQQQPR:ssub_8 -> SPR 24600 3, // QQQQPR:ssub_9 -> SPR 24601 3, // QQQQPR:ssub_10 -> SPR 24602 3, // QQQQPR:ssub_11 -> SPR 24603 3, // QQQQPR:ssub_12 -> SPR 24604 3, // QQQQPR:ssub_13 -> SPR 24605 3, // QQQQPR:ssub_14 -> SPR 24606 3, // QQQQPR:ssub_15 -> SPR 24607 62, // QQQQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc 24608 80, // QQQQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_qsub_0_in_QPR 24609 62, // QQQQPR:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc 24610 82, // QQQQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24611 67, // QQQQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair 24612 100, // QQQQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc 24613 0, // QQQQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24614 100, // QQQQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> DQuadSpc 24615 0, // QQQQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24616 111, // QQQQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24617 62, // QQQQPR:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc 24618 80, // QQQQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DTriple_with_qsub_0_in_QPR 24619 100, // QQQQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> DQuadSpc 24620 62, // QQQQPR:ssub_6_ssub_7_dsub_5 -> DPairSpc 24621 82, // QQQQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24622 100, // QQQQPR:ssub_6_ssub_7_dsub_5_dsub_7 -> DQuadSpc 24623 67, // QQQQPR:ssub_6_ssub_7_ssub_8_ssub_9 -> DPair 24624 111, // QQQQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24625 62, // QQQQPR:ssub_8_ssub_9_ssub_12_ssub_13 -> DPairSpc 24626 80, // QQQQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DTriple_with_qsub_0_in_QPR 24627 62, // QQQQPR:dsub_5_dsub_7 -> DPairSpc 24628 82, // QQQQPR:dsub_5_ssub_12_ssub_13_dsub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24629 67, // QQQQPR:dsub_5_ssub_12_ssub_13 -> DPair 24630 110, // QQQQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> QQPR 24631 }, 24632 { // QQQQPR_with_ssub_0 24633 52, // QQQQPR_with_ssub_0:dsub_0 -> DPR_VFP2 24634 52, // QQQQPR_with_ssub_0:dsub_1 -> DPR_VFP2 24635 51, // QQQQPR_with_ssub_0:dsub_2 -> DPR 24636 51, // QQQQPR_with_ssub_0:dsub_3 -> DPR 24637 51, // QQQQPR_with_ssub_0:dsub_4 -> DPR 24638 51, // QQQQPR_with_ssub_0:dsub_5 -> DPR 24639 51, // QQQQPR_with_ssub_0:dsub_6 -> DPR 24640 51, // QQQQPR_with_ssub_0:dsub_7 -> DPR 24641 0, // QQQQPR_with_ssub_0:gsub_0 24642 0, // QQQQPR_with_ssub_0:gsub_1 24643 115, // QQQQPR_with_ssub_0:qqsub_0 -> DQuad_with_qsub_0_in_MQPR 24644 110, // QQQQPR_with_ssub_0:qqsub_1 -> QQPR 24645 72, // QQQQPR_with_ssub_0:qsub_0 -> MQPR 24646 69, // QQQQPR_with_ssub_0:qsub_1 -> QPR 24647 69, // QQQQPR_with_ssub_0:qsub_2 -> QPR 24648 69, // QQQQPR_with_ssub_0:qsub_3 -> QPR 24649 3, // QQQQPR_with_ssub_0:ssub_0 -> SPR 24650 3, // QQQQPR_with_ssub_0:ssub_1 -> SPR 24651 3, // QQQQPR_with_ssub_0:ssub_2 -> SPR 24652 3, // QQQQPR_with_ssub_0:ssub_3 -> SPR 24653 3, // QQQQPR_with_ssub_0:ssub_4 -> SPR 24654 3, // QQQQPR_with_ssub_0:ssub_5 -> SPR 24655 3, // QQQQPR_with_ssub_0:ssub_6 -> SPR 24656 3, // QQQQPR_with_ssub_0:ssub_7 -> SPR 24657 3, // QQQQPR_with_ssub_0:ssub_8 -> SPR 24658 3, // QQQQPR_with_ssub_0:ssub_9 -> SPR 24659 3, // QQQQPR_with_ssub_0:ssub_10 -> SPR 24660 3, // QQQQPR_with_ssub_0:ssub_11 -> SPR 24661 3, // QQQQPR_with_ssub_0:ssub_12 -> SPR 24662 3, // QQQQPR_with_ssub_0:ssub_13 -> SPR 24663 3, // QQQQPR_with_ssub_0:ssub_14 -> SPR 24664 3, // QQQQPR_with_ssub_0:ssub_15 -> SPR 24665 63, // QQQQPR_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_0 24666 88, // QQQQPR_with_ssub_0:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_qsub_0_in_MQPR 24667 63, // QQQQPR_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_0 24668 89, // QQQQPR_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24669 68, // QQQQPR_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_0 24670 101, // QQQQPR_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_ssub_0 24671 0, // QQQQPR_with_ssub_0:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24672 101, // QQQQPR_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> DQuadSpc_with_ssub_0 24673 0, // QQQQPR_with_ssub_0:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24674 116, // QQQQPR_with_ssub_0:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24675 62, // QQQQPR_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc 24676 80, // QQQQPR_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DTriple_with_qsub_0_in_QPR 24677 100, // QQQQPR_with_ssub_0:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> DQuadSpc 24678 62, // QQQQPR_with_ssub_0:ssub_6_ssub_7_dsub_5 -> DPairSpc 24679 82, // QQQQPR_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24680 100, // QQQQPR_with_ssub_0:ssub_6_ssub_7_dsub_5_dsub_7 -> DQuadSpc 24681 67, // QQQQPR_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9 -> DPair 24682 111, // QQQQPR_with_ssub_0:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24683 62, // QQQQPR_with_ssub_0:ssub_8_ssub_9_ssub_12_ssub_13 -> DPairSpc 24684 80, // QQQQPR_with_ssub_0:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DTriple_with_qsub_0_in_QPR 24685 62, // QQQQPR_with_ssub_0:dsub_5_dsub_7 -> DPairSpc 24686 82, // QQQQPR_with_ssub_0:dsub_5_ssub_12_ssub_13_dsub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24687 67, // QQQQPR_with_ssub_0:dsub_5_ssub_12_ssub_13 -> DPair 24688 110, // QQQQPR_with_ssub_0:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> QQPR 24689 }, 24690 { // QQQQPR_with_ssub_4 24691 52, // QQQQPR_with_ssub_4:dsub_0 -> DPR_VFP2 24692 52, // QQQQPR_with_ssub_4:dsub_1 -> DPR_VFP2 24693 52, // QQQQPR_with_ssub_4:dsub_2 -> DPR_VFP2 24694 52, // QQQQPR_with_ssub_4:dsub_3 -> DPR_VFP2 24695 51, // QQQQPR_with_ssub_4:dsub_4 -> DPR 24696 51, // QQQQPR_with_ssub_4:dsub_5 -> DPR 24697 51, // QQQQPR_with_ssub_4:dsub_6 -> DPR 24698 51, // QQQQPR_with_ssub_4:dsub_7 -> DPR 24699 0, // QQQQPR_with_ssub_4:gsub_0 24700 0, // QQQQPR_with_ssub_4:gsub_1 24701 119, // QQQQPR_with_ssub_4:qqsub_0 -> MQQPR 24702 110, // QQQQPR_with_ssub_4:qqsub_1 -> QQPR 24703 73, // QQQQPR_with_ssub_4:qsub_0 -> QPR_VFP2 24704 73, // QQQQPR_with_ssub_4:qsub_1 -> QPR_VFP2 24705 69, // QQQQPR_with_ssub_4:qsub_2 -> QPR 24706 69, // QQQQPR_with_ssub_4:qsub_3 -> QPR 24707 3, // QQQQPR_with_ssub_4:ssub_0 -> SPR 24708 3, // QQQQPR_with_ssub_4:ssub_1 -> SPR 24709 3, // QQQQPR_with_ssub_4:ssub_2 -> SPR 24710 3, // QQQQPR_with_ssub_4:ssub_3 -> SPR 24711 3, // QQQQPR_with_ssub_4:ssub_4 -> SPR 24712 3, // QQQQPR_with_ssub_4:ssub_5 -> SPR 24713 3, // QQQQPR_with_ssub_4:ssub_6 -> SPR 24714 3, // QQQQPR_with_ssub_4:ssub_7 -> SPR 24715 3, // QQQQPR_with_ssub_4:ssub_8 -> SPR 24716 3, // QQQQPR_with_ssub_4:ssub_9 -> SPR 24717 3, // QQQQPR_with_ssub_4:ssub_10 -> SPR 24718 3, // QQQQPR_with_ssub_4:ssub_11 -> SPR 24719 3, // QQQQPR_with_ssub_4:ssub_12 -> SPR 24720 3, // QQQQPR_with_ssub_4:ssub_13 -> SPR 24721 3, // QQQQPR_with_ssub_4:ssub_14 -> SPR 24722 3, // QQQQPR_with_ssub_4:ssub_15 -> SPR 24723 64, // QQQQPR_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 24724 92, // QQQQPR_with_ssub_4:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 24725 64, // QQQQPR_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_4 24726 91, // QQQQPR_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24727 70, // QQQQPR_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_2 24728 102, // QQQQPR_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_ssub_4 24729 0, // QQQQPR_with_ssub_4:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24730 102, // QQQQPR_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> DQuadSpc_with_ssub_4 24731 0, // QQQQPR_with_ssub_4:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24732 118, // QQQQPR_with_ssub_4:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24733 63, // QQQQPR_with_ssub_4:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_ssub_0 24734 88, // QQQQPR_with_ssub_4:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DTriple_with_qsub_0_in_MQPR 24735 101, // QQQQPR_with_ssub_4:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> DQuadSpc_with_ssub_0 24736 63, // QQQQPR_with_ssub_4:ssub_6_ssub_7_dsub_5 -> DPairSpc_with_ssub_0 24737 89, // QQQQPR_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24738 101, // QQQQPR_with_ssub_4:ssub_6_ssub_7_dsub_5_dsub_7 -> DQuadSpc_with_ssub_0 24739 68, // QQQQPR_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9 -> DPair_with_ssub_0 24740 116, // QQQQPR_with_ssub_4:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24741 62, // QQQQPR_with_ssub_4:ssub_8_ssub_9_ssub_12_ssub_13 -> DPairSpc 24742 80, // QQQQPR_with_ssub_4:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DTriple_with_qsub_0_in_QPR 24743 62, // QQQQPR_with_ssub_4:dsub_5_dsub_7 -> DPairSpc 24744 82, // QQQQPR_with_ssub_4:dsub_5_ssub_12_ssub_13_dsub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24745 67, // QQQQPR_with_ssub_4:dsub_5_ssub_12_ssub_13 -> DPair 24746 115, // QQQQPR_with_ssub_4:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> DQuad_with_qsub_0_in_MQPR 24747 }, 24748 { // QQQQPR_with_ssub_8 24749 52, // QQQQPR_with_ssub_8:dsub_0 -> DPR_VFP2 24750 52, // QQQQPR_with_ssub_8:dsub_1 -> DPR_VFP2 24751 52, // QQQQPR_with_ssub_8:dsub_2 -> DPR_VFP2 24752 52, // QQQQPR_with_ssub_8:dsub_3 -> DPR_VFP2 24753 52, // QQQQPR_with_ssub_8:dsub_4 -> DPR_VFP2 24754 52, // QQQQPR_with_ssub_8:dsub_5 -> DPR_VFP2 24755 51, // QQQQPR_with_ssub_8:dsub_6 -> DPR 24756 51, // QQQQPR_with_ssub_8:dsub_7 -> DPR 24757 0, // QQQQPR_with_ssub_8:gsub_0 24758 0, // QQQQPR_with_ssub_8:gsub_1 24759 119, // QQQQPR_with_ssub_8:qqsub_0 -> MQQPR 24760 115, // QQQQPR_with_ssub_8:qqsub_1 -> DQuad_with_qsub_0_in_MQPR 24761 73, // QQQQPR_with_ssub_8:qsub_0 -> QPR_VFP2 24762 73, // QQQQPR_with_ssub_8:qsub_1 -> QPR_VFP2 24763 73, // QQQQPR_with_ssub_8:qsub_2 -> QPR_VFP2 24764 69, // QQQQPR_with_ssub_8:qsub_3 -> QPR 24765 3, // QQQQPR_with_ssub_8:ssub_0 -> SPR 24766 3, // QQQQPR_with_ssub_8:ssub_1 -> SPR 24767 3, // QQQQPR_with_ssub_8:ssub_2 -> SPR 24768 3, // QQQQPR_with_ssub_8:ssub_3 -> SPR 24769 3, // QQQQPR_with_ssub_8:ssub_4 -> SPR 24770 3, // QQQQPR_with_ssub_8:ssub_5 -> SPR 24771 3, // QQQQPR_with_ssub_8:ssub_6 -> SPR 24772 3, // QQQQPR_with_ssub_8:ssub_7 -> SPR 24773 3, // QQQQPR_with_ssub_8:ssub_8 -> SPR 24774 3, // QQQQPR_with_ssub_8:ssub_9 -> SPR 24775 3, // QQQQPR_with_ssub_8:ssub_10 -> SPR 24776 3, // QQQQPR_with_ssub_8:ssub_11 -> SPR 24777 3, // QQQQPR_with_ssub_8:ssub_12 -> SPR 24778 3, // QQQQPR_with_ssub_8:ssub_13 -> SPR 24779 3, // QQQQPR_with_ssub_8:ssub_14 -> SPR 24780 3, // QQQQPR_with_ssub_8:ssub_15 -> SPR 24781 64, // QQQQPR_with_ssub_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 24782 92, // QQQQPR_with_ssub_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 24783 64, // QQQQPR_with_ssub_8:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_4 24784 91, // QQQQPR_with_ssub_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24785 70, // QQQQPR_with_ssub_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_2 24786 103, // QQQQPR_with_ssub_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_ssub_8 24787 0, // QQQQPR_with_ssub_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24788 103, // QQQQPR_with_ssub_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> DQuadSpc_with_ssub_8 24789 0, // QQQQPR_with_ssub_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24790 121, // QQQQPR_with_ssub_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24791 64, // QQQQPR_with_ssub_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_ssub_4 24792 92, // QQQQPR_with_ssub_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 24793 102, // QQQQPR_with_ssub_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> DQuadSpc_with_ssub_4 24794 64, // QQQQPR_with_ssub_8:ssub_6_ssub_7_dsub_5 -> DPairSpc_with_ssub_4 24795 91, // QQQQPR_with_ssub_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24796 102, // QQQQPR_with_ssub_8:ssub_6_ssub_7_dsub_5_dsub_7 -> DQuadSpc_with_ssub_4 24797 70, // QQQQPR_with_ssub_8:ssub_6_ssub_7_ssub_8_ssub_9 -> DPair_with_ssub_2 24798 118, // QQQQPR_with_ssub_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24799 63, // QQQQPR_with_ssub_8:ssub_8_ssub_9_ssub_12_ssub_13 -> DPairSpc_with_ssub_0 24800 88, // QQQQPR_with_ssub_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DTriple_with_qsub_0_in_MQPR 24801 63, // QQQQPR_with_ssub_8:dsub_5_dsub_7 -> DPairSpc_with_ssub_0 24802 89, // QQQQPR_with_ssub_8:dsub_5_ssub_12_ssub_13_dsub_7 -> DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 24803 68, // QQQQPR_with_ssub_8:dsub_5_ssub_12_ssub_13 -> DPair_with_ssub_0 24804 119, // QQQQPR_with_ssub_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> MQQPR 24805 }, 24806 { // MQQQQPR 24807 52, // MQQQQPR:dsub_0 -> DPR_VFP2 24808 52, // MQQQQPR:dsub_1 -> DPR_VFP2 24809 52, // MQQQQPR:dsub_2 -> DPR_VFP2 24810 52, // MQQQQPR:dsub_3 -> DPR_VFP2 24811 52, // MQQQQPR:dsub_4 -> DPR_VFP2 24812 52, // MQQQQPR:dsub_5 -> DPR_VFP2 24813 52, // MQQQQPR:dsub_6 -> DPR_VFP2 24814 52, // MQQQQPR:dsub_7 -> DPR_VFP2 24815 0, // MQQQQPR:gsub_0 24816 0, // MQQQQPR:gsub_1 24817 119, // MQQQQPR:qqsub_0 -> MQQPR 24818 119, // MQQQQPR:qqsub_1 -> MQQPR 24819 73, // MQQQQPR:qsub_0 -> QPR_VFP2 24820 73, // MQQQQPR:qsub_1 -> QPR_VFP2 24821 73, // MQQQQPR:qsub_2 -> QPR_VFP2 24822 73, // MQQQQPR:qsub_3 -> QPR_VFP2 24823 3, // MQQQQPR:ssub_0 -> SPR 24824 3, // MQQQQPR:ssub_1 -> SPR 24825 3, // MQQQQPR:ssub_2 -> SPR 24826 3, // MQQQQPR:ssub_3 -> SPR 24827 3, // MQQQQPR:ssub_4 -> SPR 24828 3, // MQQQQPR:ssub_5 -> SPR 24829 3, // MQQQQPR:ssub_6 -> SPR 24830 3, // MQQQQPR:ssub_7 -> SPR 24831 3, // MQQQQPR:ssub_8 -> SPR 24832 3, // MQQQQPR:ssub_9 -> SPR 24833 3, // MQQQQPR:ssub_10 -> SPR 24834 3, // MQQQQPR:ssub_11 -> SPR 24835 3, // MQQQQPR:ssub_12 -> SPR 24836 3, // MQQQQPR:ssub_13 -> SPR 24837 3, // MQQQQPR:ssub_14 -> SPR 24838 3, // MQQQQPR:ssub_15 -> SPR 24839 64, // MQQQQPR:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_ssub_4 24840 92, // MQQQQPR:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 24841 64, // MQQQQPR:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_ssub_4 24842 91, // MQQQQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24843 70, // MQQQQPR:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_ssub_2 24844 103, // MQQQQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_ssub_8 24845 0, // MQQQQPR:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24846 103, // MQQQQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> DQuadSpc_with_ssub_8 24847 0, // MQQQQPR:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24848 121, // MQQQQPR:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24849 64, // MQQQQPR:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_ssub_4 24850 92, // MQQQQPR:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 24851 103, // MQQQQPR:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> DQuadSpc_with_ssub_8 24852 64, // MQQQQPR:ssub_6_ssub_7_dsub_5 -> DPairSpc_with_ssub_4 24853 91, // MQQQQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24854 103, // MQQQQPR:ssub_6_ssub_7_dsub_5_dsub_7 -> DQuadSpc_with_ssub_8 24855 70, // MQQQQPR:ssub_6_ssub_7_ssub_8_ssub_9 -> DPair_with_ssub_2 24856 121, // MQQQQPR:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24857 64, // MQQQQPR:ssub_8_ssub_9_ssub_12_ssub_13 -> DPairSpc_with_ssub_4 24858 92, // MQQQQPR:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 24859 64, // MQQQQPR:dsub_5_dsub_7 -> DPairSpc_with_ssub_4 24860 91, // MQQQQPR:dsub_5_ssub_12_ssub_13_dsub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24861 70, // MQQQQPR:dsub_5_ssub_12_ssub_13 -> DPair_with_ssub_2 24862 119, // MQQQQPR:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> MQQPR 24863 }, 24864 { // MQQQQPR_with_dsub_0_in_DPR_8 24865 53, // MQQQQPR_with_dsub_0_in_DPR_8:dsub_0 -> DPR_8 24866 53, // MQQQQPR_with_dsub_0_in_DPR_8:dsub_1 -> DPR_8 24867 52, // MQQQQPR_with_dsub_0_in_DPR_8:dsub_2 -> DPR_VFP2 24868 52, // MQQQQPR_with_dsub_0_in_DPR_8:dsub_3 -> DPR_VFP2 24869 52, // MQQQQPR_with_dsub_0_in_DPR_8:dsub_4 -> DPR_VFP2 24870 52, // MQQQQPR_with_dsub_0_in_DPR_8:dsub_5 -> DPR_VFP2 24871 52, // MQQQQPR_with_dsub_0_in_DPR_8:dsub_6 -> DPR_VFP2 24872 52, // MQQQQPR_with_dsub_0_in_DPR_8:dsub_7 -> DPR_VFP2 24873 0, // MQQQQPR_with_dsub_0_in_DPR_8:gsub_0 24874 0, // MQQQQPR_with_dsub_0_in_DPR_8:gsub_1 24875 124, // MQQQQPR_with_dsub_0_in_DPR_8:qqsub_0 -> DQuad_with_qsub_0_in_QPR_8 24876 119, // MQQQQPR_with_dsub_0_in_DPR_8:qqsub_1 -> MQQPR 24877 75, // MQQQQPR_with_dsub_0_in_DPR_8:qsub_0 -> QPR_8 24878 73, // MQQQQPR_with_dsub_0_in_DPR_8:qsub_1 -> QPR_VFP2 24879 73, // MQQQQPR_with_dsub_0_in_DPR_8:qsub_2 -> QPR_VFP2 24880 73, // MQQQQPR_with_dsub_0_in_DPR_8:qsub_3 -> QPR_VFP2 24881 8, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_0 -> SPR_8 24882 8, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_1 -> SPR_8 24883 8, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_2 -> SPR_8 24884 8, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_3 -> SPR_8 24885 3, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_4 -> SPR 24886 3, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_5 -> SPR 24887 3, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_6 -> SPR 24888 3, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_7 -> SPR 24889 3, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_8 -> SPR 24890 3, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_9 -> SPR 24891 3, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_10 -> SPR 24892 3, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_11 -> SPR 24893 3, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_12 -> SPR 24894 3, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_13 -> SPR 24895 3, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_14 -> SPR 24896 3, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_15 -> SPR 24897 65, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_0_in_DPR_8 24898 97, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_qsub_0_in_QPR_8 24899 65, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_dsub_0_in_DPR_8 24900 96, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24901 71, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_0_in_DPR_8 24902 104, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_dsub_0_in_DPR_8 24903 0, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24904 104, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> DQuadSpc_with_dsub_0_in_DPR_8 24905 0, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24906 123, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24907 64, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_ssub_4 24908 92, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 24909 103, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> DQuadSpc_with_ssub_8 24910 64, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5 -> DPairSpc_with_ssub_4 24911 91, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24912 103, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 -> DQuadSpc_with_ssub_8 24913 70, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 -> DPair_with_ssub_2 24914 121, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24915 64, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 -> DPairSpc_with_ssub_4 24916 92, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 24917 64, // MQQQQPR_with_dsub_0_in_DPR_8:dsub_5_dsub_7 -> DPairSpc_with_ssub_4 24918 91, // MQQQQPR_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24919 70, // MQQQQPR_with_dsub_0_in_DPR_8:dsub_5_ssub_12_ssub_13 -> DPair_with_ssub_2 24920 119, // MQQQQPR_with_dsub_0_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> MQQPR 24921 }, 24922 { // MQQQQPR_with_dsub_2_in_DPR_8 24923 53, // MQQQQPR_with_dsub_2_in_DPR_8:dsub_0 -> DPR_8 24924 53, // MQQQQPR_with_dsub_2_in_DPR_8:dsub_1 -> DPR_8 24925 53, // MQQQQPR_with_dsub_2_in_DPR_8:dsub_2 -> DPR_8 24926 53, // MQQQQPR_with_dsub_2_in_DPR_8:dsub_3 -> DPR_8 24927 52, // MQQQQPR_with_dsub_2_in_DPR_8:dsub_4 -> DPR_VFP2 24928 52, // MQQQQPR_with_dsub_2_in_DPR_8:dsub_5 -> DPR_VFP2 24929 52, // MQQQQPR_with_dsub_2_in_DPR_8:dsub_6 -> DPR_VFP2 24930 52, // MQQQQPR_with_dsub_2_in_DPR_8:dsub_7 -> DPR_VFP2 24931 0, // MQQQQPR_with_dsub_2_in_DPR_8:gsub_0 24932 0, // MQQQQPR_with_dsub_2_in_DPR_8:gsub_1 24933 125, // MQQQQPR_with_dsub_2_in_DPR_8:qqsub_0 -> DQuad_with_qsub_1_in_QPR_8 24934 119, // MQQQQPR_with_dsub_2_in_DPR_8:qqsub_1 -> MQQPR 24935 75, // MQQQQPR_with_dsub_2_in_DPR_8:qsub_0 -> QPR_8 24936 75, // MQQQQPR_with_dsub_2_in_DPR_8:qsub_1 -> QPR_8 24937 73, // MQQQQPR_with_dsub_2_in_DPR_8:qsub_2 -> QPR_VFP2 24938 73, // MQQQQPR_with_dsub_2_in_DPR_8:qsub_3 -> QPR_VFP2 24939 8, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_0 -> SPR_8 24940 8, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_1 -> SPR_8 24941 8, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_2 -> SPR_8 24942 8, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_3 -> SPR_8 24943 8, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_4 -> SPR_8 24944 8, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_5 -> SPR_8 24945 8, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_6 -> SPR_8 24946 8, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_7 -> SPR_8 24947 3, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_8 -> SPR 24948 3, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_9 -> SPR 24949 3, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_10 -> SPR 24950 3, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_11 -> SPR 24951 3, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_12 -> SPR 24952 3, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_13 -> SPR 24953 3, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_14 -> SPR 24954 3, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_15 -> SPR 24955 66, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 24956 98, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 24957 66, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_dsub_2_in_DPR_8 24958 99, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 24959 74, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_1_in_DPR_8 24960 105, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_dsub_2_in_DPR_8 24961 0, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 24962 105, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> DQuadSpc_with_dsub_2_in_DPR_8 24963 0, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 24964 126, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 24965 65, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_dsub_0_in_DPR_8 24966 97, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DTriple_with_qsub_0_in_QPR_8 24967 104, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> DQuadSpc_with_dsub_0_in_DPR_8 24968 65, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_6_ssub_7_dsub_5 -> DPairSpc_with_dsub_0_in_DPR_8 24969 96, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24970 104, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 -> DQuadSpc_with_dsub_0_in_DPR_8 24971 71, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 -> DPair_with_dsub_0_in_DPR_8 24972 123, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24973 64, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 -> DPairSpc_with_ssub_4 24974 92, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 24975 64, // MQQQQPR_with_dsub_2_in_DPR_8:dsub_5_dsub_7 -> DPairSpc_with_ssub_4 24976 91, // MQQQQPR_with_dsub_2_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 24977 70, // MQQQQPR_with_dsub_2_in_DPR_8:dsub_5_ssub_12_ssub_13 -> DPair_with_ssub_2 24978 124, // MQQQQPR_with_dsub_2_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> DQuad_with_qsub_0_in_QPR_8 24979 }, 24980 { // MQQQQPR_with_dsub_4_in_DPR_8 24981 53, // MQQQQPR_with_dsub_4_in_DPR_8:dsub_0 -> DPR_8 24982 53, // MQQQQPR_with_dsub_4_in_DPR_8:dsub_1 -> DPR_8 24983 53, // MQQQQPR_with_dsub_4_in_DPR_8:dsub_2 -> DPR_8 24984 53, // MQQQQPR_with_dsub_4_in_DPR_8:dsub_3 -> DPR_8 24985 53, // MQQQQPR_with_dsub_4_in_DPR_8:dsub_4 -> DPR_8 24986 53, // MQQQQPR_with_dsub_4_in_DPR_8:dsub_5 -> DPR_8 24987 52, // MQQQQPR_with_dsub_4_in_DPR_8:dsub_6 -> DPR_VFP2 24988 52, // MQQQQPR_with_dsub_4_in_DPR_8:dsub_7 -> DPR_VFP2 24989 0, // MQQQQPR_with_dsub_4_in_DPR_8:gsub_0 24990 0, // MQQQQPR_with_dsub_4_in_DPR_8:gsub_1 24991 125, // MQQQQPR_with_dsub_4_in_DPR_8:qqsub_0 -> DQuad_with_qsub_1_in_QPR_8 24992 124, // MQQQQPR_with_dsub_4_in_DPR_8:qqsub_1 -> DQuad_with_qsub_0_in_QPR_8 24993 75, // MQQQQPR_with_dsub_4_in_DPR_8:qsub_0 -> QPR_8 24994 75, // MQQQQPR_with_dsub_4_in_DPR_8:qsub_1 -> QPR_8 24995 75, // MQQQQPR_with_dsub_4_in_DPR_8:qsub_2 -> QPR_8 24996 73, // MQQQQPR_with_dsub_4_in_DPR_8:qsub_3 -> QPR_VFP2 24997 8, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_0 -> SPR_8 24998 8, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_1 -> SPR_8 24999 8, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_2 -> SPR_8 25000 8, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_3 -> SPR_8 25001 8, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_4 -> SPR_8 25002 8, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_5 -> SPR_8 25003 8, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_6 -> SPR_8 25004 8, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_7 -> SPR_8 25005 8, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_8 -> SPR_8 25006 8, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_9 -> SPR_8 25007 8, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_10 -> SPR_8 25008 8, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_11 -> SPR_8 25009 3, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_12 -> SPR 25010 3, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_13 -> SPR 25011 3, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_14 -> SPR 25012 3, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_15 -> SPR 25013 66, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 25014 98, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 25015 66, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_dsub_2_in_DPR_8 25016 99, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 25017 74, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_1_in_DPR_8 25018 106, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_dsub_4_in_DPR_8 25019 0, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 25020 106, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> DQuadSpc_with_dsub_4_in_DPR_8 25021 0, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 25022 127, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 25023 66, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_dsub_2_in_DPR_8 25024 98, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 25025 105, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> DQuadSpc_with_dsub_2_in_DPR_8 25026 66, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_6_ssub_7_dsub_5 -> DPairSpc_with_dsub_2_in_DPR_8 25027 99, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 25028 105, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 -> DQuadSpc_with_dsub_2_in_DPR_8 25029 74, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 -> DPair_with_dsub_1_in_DPR_8 25030 126, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 25031 65, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 -> DPairSpc_with_dsub_0_in_DPR_8 25032 97, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DTriple_with_qsub_0_in_QPR_8 25033 65, // MQQQQPR_with_dsub_4_in_DPR_8:dsub_5_dsub_7 -> DPairSpc_with_dsub_0_in_DPR_8 25034 96, // MQQQQPR_with_dsub_4_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 -> DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 25035 71, // MQQQQPR_with_dsub_4_in_DPR_8:dsub_5_ssub_12_ssub_13 -> DPair_with_dsub_0_in_DPR_8 25036 125, // MQQQQPR_with_dsub_4_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> DQuad_with_qsub_1_in_QPR_8 25037 }, 25038 { // MQQQQPR_with_dsub_6_in_DPR_8 25039 53, // MQQQQPR_with_dsub_6_in_DPR_8:dsub_0 -> DPR_8 25040 53, // MQQQQPR_with_dsub_6_in_DPR_8:dsub_1 -> DPR_8 25041 53, // MQQQQPR_with_dsub_6_in_DPR_8:dsub_2 -> DPR_8 25042 53, // MQQQQPR_with_dsub_6_in_DPR_8:dsub_3 -> DPR_8 25043 53, // MQQQQPR_with_dsub_6_in_DPR_8:dsub_4 -> DPR_8 25044 53, // MQQQQPR_with_dsub_6_in_DPR_8:dsub_5 -> DPR_8 25045 53, // MQQQQPR_with_dsub_6_in_DPR_8:dsub_6 -> DPR_8 25046 53, // MQQQQPR_with_dsub_6_in_DPR_8:dsub_7 -> DPR_8 25047 0, // MQQQQPR_with_dsub_6_in_DPR_8:gsub_0 25048 0, // MQQQQPR_with_dsub_6_in_DPR_8:gsub_1 25049 125, // MQQQQPR_with_dsub_6_in_DPR_8:qqsub_0 -> DQuad_with_qsub_1_in_QPR_8 25050 125, // MQQQQPR_with_dsub_6_in_DPR_8:qqsub_1 -> DQuad_with_qsub_1_in_QPR_8 25051 75, // MQQQQPR_with_dsub_6_in_DPR_8:qsub_0 -> QPR_8 25052 75, // MQQQQPR_with_dsub_6_in_DPR_8:qsub_1 -> QPR_8 25053 75, // MQQQQPR_with_dsub_6_in_DPR_8:qsub_2 -> QPR_8 25054 75, // MQQQQPR_with_dsub_6_in_DPR_8:qsub_3 -> QPR_8 25055 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_0 -> SPR_8 25056 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_1 -> SPR_8 25057 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_2 -> SPR_8 25058 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_3 -> SPR_8 25059 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_4 -> SPR_8 25060 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_5 -> SPR_8 25061 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_6 -> SPR_8 25062 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_7 -> SPR_8 25063 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_8 -> SPR_8 25064 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_9 -> SPR_8 25065 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_10 -> SPR_8 25066 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_11 -> SPR_8 25067 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_12 -> SPR_8 25068 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_13 -> SPR_8 25069 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_14 -> SPR_8 25070 8, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_15 -> SPR_8 25071 66, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5 -> DPairSpc_with_dsub_2_in_DPR_8 25072 98, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_0_ssub_1_ssub_2_ssub_3_ssub_4_ssub_5 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 25073 66, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7 -> DPairSpc_with_dsub_2_in_DPR_8 25074 99, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 25075 74, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5 -> DPair_with_dsub_1_in_DPR_8 25076 106, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9 -> DQuadSpc_with_dsub_4_in_DPR_8 25077 0, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_0_ssub_1_ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 25078 106, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5 -> DQuadSpc_with_dsub_4_in_DPR_8 25079 0, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_2_ssub_3_ssub_6_ssub_7_dsub_5_dsub_7 25080 127, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_2_ssub_3_ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 25081 66, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9 -> DPairSpc_with_dsub_2_in_DPR_8 25082 98, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_ssub_8_ssub_9 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 25083 106, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_4_ssub_5_ssub_8_ssub_9_ssub_12_ssub_13 -> DQuadSpc_with_dsub_4_in_DPR_8 25084 66, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_6_ssub_7_dsub_5 -> DPairSpc_with_dsub_2_in_DPR_8 25085 99, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 25086 106, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_6_ssub_7_dsub_5_dsub_7 -> DQuadSpc_with_dsub_4_in_DPR_8 25087 74, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9 -> DPair_with_dsub_1_in_DPR_8 25088 127, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_6_ssub_7_ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 25089 66, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_8_ssub_9_ssub_12_ssub_13 -> DPairSpc_with_dsub_2_in_DPR_8 25090 98, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_8_ssub_9_dsub_5_ssub_12_ssub_13 -> DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 25091 66, // MQQQQPR_with_dsub_6_in_DPR_8:dsub_5_dsub_7 -> DPairSpc_with_dsub_2_in_DPR_8 25092 99, // MQQQQPR_with_dsub_6_in_DPR_8:dsub_5_ssub_12_ssub_13_dsub_7 -> DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 25093 74, // MQQQQPR_with_dsub_6_in_DPR_8:dsub_5_ssub_12_ssub_13 -> DPair_with_dsub_1_in_DPR_8 25094 125, // MQQQQPR_with_dsub_6_in_DPR_8:ssub_4_ssub_5_ssub_6_ssub_7_qsub_2 -> DQuad_with_qsub_1_in_QPR_8 25095 }, 25096 }; 25097 assert(RC && "Missing regclass"); 25098 if (!Idx) return RC; 25099 --Idx; 25100 assert(Idx < 56 && "Bad subreg"); 25101 unsigned TV = Table[RC->getID()][Idx]; 25102 return TV ? getRegClass(TV - 1) : nullptr; 25103} 25104 25105/// Get the weight in units of pressure for this register class. 25106const RegClassWeight &ARMGenRegisterInfo:: 25107getRegClassWeight(const TargetRegisterClass *RC) const { 25108 static const RegClassWeight RCWeightTable[] = { 25109 {1, 32}, // HPR 25110 {1, 65}, // FPWithVPR 25111 {1, 32}, // SPR 25112 {2, 32}, // FPWithVPR_with_ssub_0 25113 {1, 16}, // GPR 25114 {1, 16}, // GPRwithAPSR 25115 {1, 16}, // GPRwithZR 25116 {1, 16}, // SPR_8 25117 {1, 15}, // GPRnopc 25118 {1, 15}, // GPRnosp 25119 {1, 15}, // GPRwithAPSR_NZCVnosp 25120 {0, 14}, // GPRwithAPSRnosp 25121 {1, 15}, // GPRwithZRnosp 25122 {1, 14}, // GPRnoip 25123 {1, 14}, // rGPR 25124 {1, 13}, // GPRnoip_and_GPRnopc 25125 {1, 13}, // GPRnoip_and_GPRnosp 25126 {1, 12}, // GPRnoip_and_GPRwithAPSR_NZCVnosp 25127 {1, 9}, // tGPRwithpc 25128 {2, 16}, // FPWithVPR_with_ssub_0_with_ssub_0_in_SPR_8 25129 {1, 8}, // hGPR 25130 {1, 8}, // tGPR 25131 {1, 8}, // tGPREven 25132 {1, 7}, // GPRnopc_and_hGPR 25133 {1, 7}, // GPRnosp_and_hGPR 25134 {1, 6}, // GPRnoip_and_hGPR 25135 {1, 6}, // GPRnoip_and_tGPREven 25136 {1, 6}, // GPRnosp_and_GPRnopc_and_hGPR 25137 {1, 6}, // tGPROdd 25138 {1, 5}, // GPRnopc_and_GPRnoip_and_hGPR 25139 {1, 5}, // GPRnosp_and_GPRnoip_and_hGPR 25140 {1, 5}, // tcGPR 25141 {1, 4}, // GPRnoip_and_tcGPR 25142 {1, 4}, // GPRnosp_and_GPRnopc_and_GPRnoip_and_hGPR 25143 {1, 4}, // hGPR_and_tGPREven 25144 {1, 4}, // tGPR_and_tGPREven 25145 {1, 4}, // tGPR_and_tGPROdd 25146 {1, 3}, // tGPREven_and_tcGPR 25147 {1, 2}, // hGPR_and_GPRnoip_and_tGPREven 25148 {1, 2}, // hGPR_and_tGPROdd 25149 {1, 2}, // tGPREven_and_GPRnoip_and_tcGPR 25150 {1, 2}, // tGPROdd_and_tcGPR 25151 {0, 0}, // CCR 25152 {1, 1}, // FPCXTRegs 25153 {1, 1}, // GPRlr 25154 {1, 1}, // GPRsp 25155 {1, 1}, // VCCR 25156 {1, 1}, // cl_FPSCR_NZCV 25157 {1, 1}, // hGPR_and_tGPRwithpc 25158 {1, 1}, // hGPR_and_tcGPR 25159 {2, 64}, // DPR 25160 {2, 32}, // DPR_VFP2 25161 {2, 16}, // DPR_8 25162 {2, 14}, // GPRPair 25163 {2, 12}, // GPRPairnosp 25164 {2, 8}, // GPRPair_with_gsub_0_in_tGPR 25165 {2, 6}, // GPRPair_with_gsub_0_in_hGPR 25166 {2, 6}, // GPRPair_with_gsub_0_in_tcGPR 25167 {2, 4}, // GPRPair_with_gsub_1_in_tcGPR 25168 {2, 4}, // GPRPairnosp_and_GPRPair_with_gsub_0_in_hGPR 25169 {2, 2}, // GPRPair_with_gsub_1_in_GPRsp 25170 {4, 64}, // DPairSpc 25171 {4, 36}, // DPairSpc_with_ssub_0 25172 {4, 32}, // DPairSpc_with_ssub_4 25173 {4, 20}, // DPairSpc_with_dsub_0_in_DPR_8 25174 {4, 16}, // DPairSpc_with_dsub_2_in_DPR_8 25175 {4, 64}, // DPair 25176 {4, 34}, // DPair_with_ssub_0 25177 {4, 64}, // QPR 25178 {4, 32}, // DPair_with_ssub_2 25179 {4, 18}, // DPair_with_dsub_0_in_DPR_8 25180 {4, 32}, // MQPR 25181 {4, 32}, // QPR_VFP2 25182 {4, 16}, // DPair_with_dsub_1_in_DPR_8 25183 {4, 16}, // QPR_8 25184 {6, 64}, // DTriple 25185 {6, 64}, // DTripleSpc 25186 {6, 40}, // DTripleSpc_with_ssub_0 25187 {6, 36}, // DTriple_with_ssub_0 25188 {6, 62}, // DTriple_with_qsub_0_in_QPR 25189 {6, 34}, // DTriple_with_ssub_2 25190 {6, 62}, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 25191 {6, 36}, // DTripleSpc_with_ssub_4 25192 {6, 32}, // DTriple_with_ssub_4 25193 {6, 32}, // DTripleSpc_with_ssub_8 25194 {6, 24}, // DTripleSpc_with_dsub_0_in_DPR_8 25195 {6, 20}, // DTriple_with_dsub_0_in_DPR_8 25196 {6, 34}, // DTriple_with_qsub_0_in_MQPR 25197 {6, 34}, // DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 25198 {6, 18}, // DTriple_with_dsub_1_in_DPR_8 25199 {6, 30}, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 25200 {6, 30}, // DTriple_with_ssub_4_and_DTriple_with_qsub_0_in_MQPR 25201 {6, 20}, // DTripleSpc_with_dsub_2_in_DPR_8 25202 {6, 16}, // DTriple_with_dsub_2_in_DPR_8 25203 {6, 16}, // DTripleSpc_with_dsub_4_in_DPR_8 25204 {6, 18}, // DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 25205 {6, 18}, // DTriple_with_qsub_0_in_QPR_8 25206 {6, 14}, // DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_MQPR 25207 {6, 14}, // DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 25208 {6, 64}, // DQuadSpc 25209 {6, 40}, // DQuadSpc_with_ssub_0 25210 {6, 36}, // DQuadSpc_with_ssub_4 25211 {6, 32}, // DQuadSpc_with_ssub_8 25212 {6, 24}, // DQuadSpc_with_dsub_0_in_DPR_8 25213 {6, 20}, // DQuadSpc_with_dsub_2_in_DPR_8 25214 {6, 16}, // DQuadSpc_with_dsub_4_in_DPR_8 25215 {8, 64}, // DQuad 25216 {8, 38}, // DQuad_with_ssub_0 25217 {8, 36}, // DQuad_with_ssub_2 25218 {8, 64}, // QQPR 25219 {8, 60}, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 25220 {8, 34}, // DQuad_with_ssub_4 25221 {8, 32}, // DQuad_with_ssub_6 25222 {8, 22}, // DQuad_with_dsub_0_in_DPR_8 25223 {8, 36}, // DQuad_with_qsub_0_in_MQPR 25224 {8, 36}, // DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 25225 {8, 20}, // DQuad_with_dsub_1_in_DPR_8 25226 {8, 32}, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 25227 {8, 32}, // MQQPR 25228 {8, 18}, // DQuad_with_dsub_2_in_DPR_8 25229 {8, 28}, // DQuad_with_ssub_6_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 25230 {8, 16}, // DQuad_with_dsub_3_in_DPR_8 25231 {8, 20}, // DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 25232 {8, 20}, // DQuad_with_qsub_0_in_QPR_8 25233 {8, 16}, // DQuad_with_qsub_1_in_QPR_8 25234 {8, 16}, // DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR_8 25235 {8, 12}, // DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 25236 {16, 64}, // QQQQPR 25237 {16, 44}, // QQQQPR_with_ssub_0 25238 {16, 40}, // QQQQPR_with_ssub_4 25239 {16, 36}, // QQQQPR_with_ssub_8 25240 {16, 32}, // MQQQQPR 25241 {16, 28}, // MQQQQPR_with_dsub_0_in_DPR_8 25242 {16, 24}, // MQQQQPR_with_dsub_2_in_DPR_8 25243 {16, 20}, // MQQQQPR_with_dsub_4_in_DPR_8 25244 {16, 16}, // MQQQQPR_with_dsub_6_in_DPR_8 25245 }; 25246 return RCWeightTable[RC->getID()]; 25247} 25248 25249/// Get the weight in units of pressure for this register unit. 25250unsigned ARMGenRegisterInfo:: 25251getRegUnitWeight(unsigned RegUnit) const { 25252 assert(RegUnit < 84 && "invalid register unit"); 25253 static const uint8_t RUWeightTable[] = { 25254 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, }; 25255 return RUWeightTable[RegUnit]; 25256} 25257 25258 25259// Get the number of dimensions of register pressure. 25260unsigned ARMGenRegisterInfo::getNumRegPressureSets() const { 25261 return 34; 25262} 25263 25264// Get the name of this register unit pressure set. 25265const char *ARMGenRegisterInfo:: 25266getRegPressureSetName(unsigned Idx) const { 25267 static const char *PressureNameTable[] = { 25268 "FPCXTRegs", 25269 "GPRlr", 25270 "VCCR", 25271 "cl_FPSCR_NZCV", 25272 "hGPR_and_tGPRwithpc", 25273 "GPRsp", 25274 "tGPROdd", 25275 "tcGPR", 25276 "hGPR", 25277 "tGPROdd_with_tcGPR", 25278 "tGPR", 25279 "tGPR_with_tcGPR", 25280 "tGPREven", 25281 "hGPR_with_tGPREven", 25282 "hGPR_with_tGPROdd", 25283 "hGPR_with_tcGPR", 25284 "tGPR_with_tGPREven", 25285 "GPR", 25286 "GPRwithZR", 25287 "GPRwithAPSR_with_GPRwithZR", 25288 "DQuad_with_dsub_0_in_DPR_8", 25289 "DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR", 25290 "HPR", 25291 "DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR", 25292 "DPair_with_ssub_0", 25293 "DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR", 25294 "DPairSpc_with_ssub_0", 25295 "DQuad_with_ssub_0", 25296 "DTripleSpc_with_ssub_0", 25297 "QQQQPR_with_ssub_0", 25298 "DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR", 25299 "DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR", 25300 "DTriple_with_qsub_0_in_QPR", 25301 "DPR", 25302 }; 25303 return PressureNameTable[Idx]; 25304} 25305 25306// Get the register unit pressure limit for this dimension. 25307// This limit must be adjusted dynamically for reserved registers. 25308unsigned ARMGenRegisterInfo:: 25309getRegPressureSetLimit(const MachineFunction &MF, unsigned Idx) const { 25310 static const uint8_t PressureLimitTable[] = { 25311 1, // 0: FPCXTRegs 25312 1, // 1: GPRlr 25313 1, // 2: VCCR 25314 1, // 3: cl_FPSCR_NZCV 25315 1, // 4: hGPR_and_tGPRwithpc 25316 2, // 5: GPRsp 25317 6, // 6: tGPROdd 25318 6, // 7: tcGPR 25319 8, // 8: hGPR 25320 10, // 9: tGPROdd_with_tcGPR 25321 11, // 10: tGPR 25322 11, // 11: tGPR_with_tcGPR 25323 11, // 12: tGPREven 25324 12, // 13: hGPR_with_tGPREven 25325 12, // 14: hGPR_with_tGPROdd 25326 12, // 15: hGPR_with_tcGPR 25327 13, // 16: tGPR_with_tGPREven 25328 17, // 17: GPR 25329 17, // 18: GPRwithZR 25330 17, // 19: GPRwithAPSR_with_GPRwithZR 25331 24, // 20: DQuad_with_dsub_0_in_DPR_8 25332 32, // 21: DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_MQPR 25333 32, // 22: HPR 25334 34, // 23: DTriple_with_ssub_0_and_DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 25335 34, // 24: DPair_with_ssub_0 25336 36, // 25: DQuad_with_ssub_0_and_DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 25337 36, // 26: DPairSpc_with_ssub_0 25338 38, // 27: DQuad_with_ssub_0 25339 40, // 28: DTripleSpc_with_ssub_0 25340 44, // 29: QQQQPR_with_ssub_0 25341 60, // 30: DQuad_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 25342 62, // 31: DTriple_with_ssub_2_ssub_3_ssub_4_ssub_5_in_QPR 25343 62, // 32: DTriple_with_qsub_0_in_QPR 25344 64, // 33: DPR 25345 }; 25346 return PressureLimitTable[Idx]; 25347} 25348 25349/// Table of pressure sets per register class or unit. 25350static const int RCSetsTable[] = { 25351 /* 0 */ 0, -1, 25352 /* 2 */ 2, -1, 25353 /* 4 */ 3, -1, 25354 /* 6 */ 8, 13, 14, 15, 17, 18, -1, 25355 /* 13 */ 10, 11, 16, 17, 18, -1, 25356 /* 19 */ 4, 8, 10, 11, 13, 14, 15, 16, 17, 18, -1, 25357 /* 30 */ 17, 19, -1, 25358 /* 33 */ 6, 9, 10, 14, 17, 18, 19, -1, 25359 /* 41 */ 7, 9, 11, 12, 15, 17, 18, 19, -1, 25360 /* 50 */ 8, 13, 14, 15, 17, 18, 19, -1, 25361 /* 58 */ 6, 8, 9, 10, 13, 14, 15, 17, 18, 19, -1, 25362 /* 69 */ 5, 7, 8, 9, 11, 12, 13, 14, 15, 17, 18, 19, -1, 25363 /* 82 */ 10, 11, 16, 17, 18, 19, -1, 25364 /* 89 */ 10, 11, 12, 13, 16, 17, 18, 19, -1, 25365 /* 98 */ 6, 9, 10, 11, 14, 16, 17, 18, 19, -1, 25366 /* 108 */ 7, 9, 11, 12, 15, 16, 17, 18, 19, -1, 25367 /* 118 */ 7, 9, 10, 11, 12, 15, 16, 17, 18, 19, -1, 25368 /* 129 */ 7, 9, 11, 12, 13, 15, 16, 17, 18, 19, -1, 25369 /* 140 */ 7, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, -1, 25370 /* 152 */ 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 18, 19, -1, 25371 /* 165 */ 1, 8, 12, 13, 14, 15, 16, 17, 18, 19, -1, 25372 /* 176 */ 5, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, -1, 25373 /* 190 */ 31, 33, -1, 25374 /* 193 */ 20, 22, 24, 26, 27, 28, 29, 32, 33, -1, 25375 /* 203 */ 25, 27, 28, 29, 30, 31, 32, 33, -1, 25376 /* 212 */ 23, 25, 26, 27, 28, 29, 30, 31, 32, 33, -1, 25377 /* 223 */ 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, -1, 25378 /* 236 */ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, -1, 25379}; 25380 25381/// Get the dimensions of register pressure impacted by this register class. 25382/// Returns a -1 terminated array of pressure set IDs 25383const int *ARMGenRegisterInfo:: 25384getRegClassPressureSets(const TargetRegisterClass *RC) const { 25385 static const uint8_t RCSetStartTable[] = { 25386 194,1,194,1,10,30,38,193,37,10,1,1,38,10,37,37,10,37,13,1,6,82,91,50,6,6,91,50,33,50,6,108,118,50,166,89,98,129,166,58,140,152,1,0,165,69,2,4,19,176,191,194,193,37,37,82,50,41,118,50,69,191,196,194,193,193,191,195,191,194,193,194,194,193,193,191,191,198,196,200,195,190,196,194,194,193,193,195,212,193,237,194,193,193,193,236,193,193,236,191,198,196,194,193,193,193,191,197,196,191,207,195,194,193,196,203,193,223,194,193,237,193,236,193,193,236,236,191,199,198,196,194,194,193,193,193,}; 25387 return &RCSetsTable[RCSetStartTable[RC->getID()]]; 25388} 25389 25390/// Get the dimensions of register pressure impacted by this register unit. 25391/// Returns a -1 terminated array of pressure set IDs 25392const int *ARMGenRegisterInfo:: 25393getRegUnitPressureSets(unsigned RegUnit) const { 25394 assert(RegUnit < 84 && "invalid register unit"); 25395 static const uint8_t RUSetStartTable[] = { 25396 1,30,1,0,1,1,1,4,1,1,1,165,19,1,69,1,2,38,193,193,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,237,237,237,237,237,237,237,237,223,212,203,205,206,206,207,207,207,207,207,207,207,207,207,190,1,1,1,1,1,140,152,140,152,89,98,89,98,166,58,166,58,176,}; 25397 return &RCSetsTable[RUSetStartTable[RegUnit]]; 25398} 25399 25400extern const MCRegisterDesc ARMRegDesc[]; 25401extern const MCPhysReg ARMRegDiffLists[]; 25402extern const LaneBitmask ARMLaneMaskLists[]; 25403extern const char ARMRegStrings[]; 25404extern const char ARMRegClassStrings[]; 25405extern const MCPhysReg ARMRegUnitRoots[][2]; 25406extern const uint16_t ARMSubRegIdxLists[]; 25407extern const MCRegisterInfo::SubRegCoveredBits ARMSubRegIdxRanges[]; 25408extern const uint16_t ARMRegEncodingTable[]; 25409// ARM Dwarf<->LLVM register mappings. 25410extern const MCRegisterInfo::DwarfLLVMRegPair ARMDwarfFlavour0Dwarf2L[]; 25411extern const unsigned ARMDwarfFlavour0Dwarf2LSize; 25412 25413extern const MCRegisterInfo::DwarfLLVMRegPair ARMEHFlavour0Dwarf2L[]; 25414extern const unsigned ARMEHFlavour0Dwarf2LSize; 25415 25416extern const MCRegisterInfo::DwarfLLVMRegPair ARMDwarfFlavour0L2Dwarf[]; 25417extern const unsigned ARMDwarfFlavour0L2DwarfSize; 25418 25419extern const MCRegisterInfo::DwarfLLVMRegPair ARMEHFlavour0L2Dwarf[]; 25420extern const unsigned ARMEHFlavour0L2DwarfSize; 25421 25422ARMGenRegisterInfo:: 25423ARMGenRegisterInfo(unsigned RA, unsigned DwarfFlavour, unsigned EHFlavour, 25424 unsigned PC, unsigned HwMode) 25425 : TargetRegisterInfo(&ARMRegInfoDesc, RegisterClasses, RegisterClasses+136, 25426 SubRegIndexNameTable, SubRegIndexLaneMaskTable, 25427 LaneBitmask(0xFFFFFFFFFFFFFFFF), RegClassInfos, HwMode) { 25428 InitMCRegisterInfo(ARMRegDesc, 296, RA, PC, 25429 ARMMCRegisterClasses, 136, 25430 ARMRegUnitRoots, 25431 84, 25432 ARMRegDiffLists, 25433 ARMLaneMaskLists, 25434 ARMRegStrings, 25435 ARMRegClassStrings, 25436 ARMSubRegIdxLists, 25437 57, 25438 ARMSubRegIdxRanges, 25439 ARMRegEncodingTable); 25440 25441 switch (DwarfFlavour) { 25442 default: 25443 llvm_unreachable("Unknown DWARF flavour"); 25444 case 0: 25445 mapDwarfRegsToLLVMRegs(ARMDwarfFlavour0Dwarf2L, ARMDwarfFlavour0Dwarf2LSize, false); 25446 break; 25447 } 25448 switch (EHFlavour) { 25449 default: 25450 llvm_unreachable("Unknown DWARF flavour"); 25451 case 0: 25452 mapDwarfRegsToLLVMRegs(ARMEHFlavour0Dwarf2L, ARMEHFlavour0Dwarf2LSize, true); 25453 break; 25454 } 25455 switch (DwarfFlavour) { 25456 default: 25457 llvm_unreachable("Unknown DWARF flavour"); 25458 case 0: 25459 mapLLVMRegsToDwarfRegs(ARMDwarfFlavour0L2Dwarf, ARMDwarfFlavour0L2DwarfSize, false); 25460 break; 25461 } 25462 switch (EHFlavour) { 25463 default: 25464 llvm_unreachable("Unknown DWARF flavour"); 25465 case 0: 25466 mapLLVMRegsToDwarfRegs(ARMEHFlavour0L2Dwarf, ARMEHFlavour0L2DwarfSize, true); 25467 break; 25468 } 25469} 25470 25471static const MCPhysReg CSR_AAPCS_SaveList[] = { ARM::LR, ARM::R11, ARM::R10, ARM::R9, ARM::R8, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, 0 }; 25472static const uint32_t CSR_AAPCS_RegMask[] = { 0xf0002000, 0xe000000f, 0x001fe001, 0xc03fffc0, 0x0700000f, 0x803c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25473static const MCPhysReg CSR_AAPCS_SplitPush_SaveList[] = { ARM::LR, ARM::R11, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::R10, ARM::R9, ARM::R8, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, 0 }; 25474static const uint32_t CSR_AAPCS_SplitPush_RegMask[] = { 0xf0002000, 0xe000000f, 0x001fe001, 0xc03fffc0, 0x0700000f, 0x803c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25475static const MCPhysReg CSR_AAPCS_SwiftError_SaveList[] = { ARM::LR, ARM::R11, ARM::R10, ARM::R9, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, 0 }; 25476static const uint32_t CSR_AAPCS_SwiftError_RegMask[] = { 0xf0002000, 0xe000000f, 0x001de001, 0xc03fffc0, 0x0700000f, 0x802c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25477static const MCPhysReg CSR_AAPCS_SwiftTail_SaveList[] = { ARM::LR, ARM::R11, ARM::R9, ARM::R8, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, 0 }; 25478static const uint32_t CSR_AAPCS_SwiftTail_RegMask[] = { 0xf0002000, 0xe000000f, 0x0017e001, 0xc03fffc0, 0x0700000f, 0x801c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25479static const MCPhysReg CSR_AAPCS_ThisReturn_SaveList[] = { ARM::LR, ARM::R11, ARM::R10, ARM::R9, ARM::R8, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, ARM::R0, 0 }; 25480static const uint32_t CSR_AAPCS_ThisReturn_RegMask[] = { 0xf0002000, 0xe000000f, 0x001fe201, 0xc03fffc0, 0x0700000f, 0x803c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25481static const MCPhysReg CSR_ATPCS_SplitPush_SaveList[] = { ARM::LR, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::R11, ARM::R10, ARM::R9, ARM::R8, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, 0 }; 25482static const uint32_t CSR_ATPCS_SplitPush_RegMask[] = { 0xf0002000, 0xe000000f, 0x001fe001, 0xc03fffc0, 0x0700000f, 0x803c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25483static const MCPhysReg CSR_ATPCS_SplitPush_SwiftError_SaveList[] = { ARM::LR, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::R11, ARM::R10, ARM::R9, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, 0 }; 25484static const uint32_t CSR_ATPCS_SplitPush_SwiftError_RegMask[] = { 0xf0002000, 0xe000000f, 0x001de001, 0xc03fffc0, 0x0700000f, 0x802c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25485static const MCPhysReg CSR_ATPCS_SplitPush_SwiftTail_SaveList[] = { ARM::LR, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::R11, ARM::R9, ARM::R8, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, 0 }; 25486static const uint32_t CSR_ATPCS_SplitPush_SwiftTail_RegMask[] = { 0xf0002000, 0xe000000f, 0x0017e001, 0xc03fffc0, 0x0700000f, 0x801c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25487static const MCPhysReg CSR_FIQ_SaveList[] = { ARM::LR, ARM::R11, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::R3, ARM::R2, ARM::R1, ARM::R0, 0 }; 25488static const uint32_t CSR_FIQ_RegMask[] = { 0x00002000, 0x00000000, 0x0011fe00, 0x00000000, 0x00000000, 0x000f0000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, }; 25489static const MCPhysReg CSR_FPRegs_SaveList[] = { ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, ARM::D8, ARM::D9, ARM::D10, ARM::D11, ARM::D12, ARM::D13, ARM::D14, ARM::D15, ARM::D16, ARM::D17, ARM::D18, ARM::D19, ARM::D20, ARM::D21, ARM::D22, ARM::D23, ARM::D24, ARM::D25, ARM::D26, ARM::D27, ARM::D28, ARM::D29, ARM::D30, ARM::D31, 0 }; 25490static const uint32_t CSR_FPRegs_RegMask[] = { 0xfff00000, 0xfe0fffff, 0xffc001ff, 0xffffffff, 0xffffffff, 0xff80ffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x000000ff, }; 25491static const MCPhysReg CSR_GenericInt_SaveList[] = { ARM::LR, ARM::R12, ARM::R11, ARM::R10, ARM::R9, ARM::R8, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::R3, ARM::R2, ARM::R1, ARM::R0, 0 }; 25492static const uint32_t CSR_GenericInt_RegMask[] = { 0x00002000, 0x00000000, 0x003ffe00, 0x00000000, 0x00000000, 0x003f0000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, }; 25493static const MCPhysReg CSR_NoRegs_SaveList[] = { 0 }; 25494static const uint32_t CSR_NoRegs_RegMask[] = { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, }; 25495static const MCPhysReg CSR_Win_AAPCS_CFGuard_Check_SaveList[] = { ARM::LR, ARM::R11, ARM::R10, ARM::R9, ARM::R8, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, ARM::D7, ARM::D6, ARM::D5, ARM::D4, ARM::D3, ARM::D2, ARM::D1, ARM::D0, 0 }; 25496static const uint32_t CSR_Win_AAPCS_CFGuard_Check_RegMask[] = { 0xfff02000, 0xfe00000f, 0xffdfe001, 0xffffffff, 0x07f0000f, 0xffbc00f8, 0xffe0001f, 0x07fe0001, 0xfc03f800, 0x00000000, }; 25497static const MCPhysReg CSR_Win_SplitFP_SaveList[] = { ARM::R10, ARM::R9, ARM::R8, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, ARM::LR, ARM::R11, 0 }; 25498static const uint32_t CSR_Win_SplitFP_RegMask[] = { 0xf0002000, 0xe000000f, 0x001fe001, 0xc03fffc0, 0x0700000f, 0x803c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25499static const MCPhysReg CSR_iOS_SaveList[] = { ARM::LR, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::R11, ARM::R10, ARM::R8, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, 0 }; 25500static const uint32_t CSR_iOS_RegMask[] = { 0xf0002000, 0xe000000f, 0x001be001, 0xc03fffc0, 0x0700000f, 0x802c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25501static const MCPhysReg CSR_iOS_CXX_TLS_SaveList[] = { ARM::LR, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::R11, ARM::R10, ARM::R8, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, ARM::R12, ARM::R9, ARM::R3, ARM::R2, ARM::R1, ARM::D31, ARM::D30, ARM::D29, ARM::D28, ARM::D27, ARM::D26, ARM::D25, ARM::D24, ARM::D23, ARM::D22, ARM::D21, ARM::D20, ARM::D19, ARM::D18, ARM::D17, ARM::D16, ARM::D7, ARM::D6, ARM::D5, ARM::D4, ARM::D3, ARM::D2, ARM::D1, ARM::D0, 0 }; 25502static const uint32_t CSR_iOS_CXX_TLS_RegMask[] = { 0xfff02000, 0xfe0fffff, 0xfffffdff, 0xffffffff, 0xffffffff, 0xffbeffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x000000ff, }; 25503static const MCPhysReg CSR_iOS_CXX_TLS_PE_SaveList[] = { ARM::LR, ARM::R12, ARM::R11, ARM::R7, ARM::R5, ARM::R4, 0 }; 25504static const uint32_t CSR_iOS_CXX_TLS_PE_RegMask[] = { 0x00002000, 0x00000000, 0x00316000, 0x00000000, 0x00000000, 0x00040000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, }; 25505static const MCPhysReg CSR_iOS_CXX_TLS_ViaCopy_SaveList[] = { ARM::R6, ARM::R10, ARM::R8, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, ARM::R9, ARM::R3, ARM::R2, ARM::R1, ARM::D31, ARM::D30, ARM::D29, ARM::D28, ARM::D27, ARM::D26, ARM::D25, ARM::D24, ARM::D23, ARM::D22, ARM::D21, ARM::D20, ARM::D19, ARM::D18, ARM::D17, ARM::D16, ARM::D7, ARM::D6, ARM::D5, ARM::D4, ARM::D3, ARM::D2, ARM::D1, ARM::D0, 0 }; 25506static const uint32_t CSR_iOS_CXX_TLS_ViaCopy_RegMask[] = { 0xfff00000, 0xfe0fffff, 0xffce9dff, 0xffffffff, 0xffffffff, 0xff92ffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x000000ff, }; 25507static const MCPhysReg CSR_iOS_SwiftError_SaveList[] = { ARM::LR, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::R11, ARM::R10, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, 0 }; 25508static const uint32_t CSR_iOS_SwiftError_RegMask[] = { 0xf0002000, 0xe000000f, 0x0019e001, 0xc03fffc0, 0x0700000f, 0x802c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25509static const MCPhysReg CSR_iOS_SwiftTail_SaveList[] = { ARM::LR, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::R11, ARM::R8, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, 0 }; 25510static const uint32_t CSR_iOS_SwiftTail_RegMask[] = { 0xf0002000, 0xe000000f, 0x0013e001, 0xc03fffc0, 0x0700000f, 0x800c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25511static const MCPhysReg CSR_iOS_TLSCall_SaveList[] = { ARM::LR, ARM::SP, ARM::R11, ARM::R10, ARM::R8, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::R3, ARM::R2, ARM::R1, ARM::D31, ARM::D30, ARM::D29, ARM::D28, ARM::D27, ARM::D26, ARM::D25, ARM::D24, ARM::D23, ARM::D22, ARM::D21, ARM::D20, ARM::D19, ARM::D18, ARM::D17, ARM::D16, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, ARM::D7, ARM::D6, ARM::D5, ARM::D4, ARM::D3, ARM::D2, ARM::D1, ARM::D0, 0 }; 25512static const uint32_t CSR_iOS_TLSCall_RegMask[] = { 0xfff12000, 0xfe0fffff, 0xffdbfdff, 0xffffffff, 0xffffffff, 0xffaeffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x000000ff, }; 25513static const MCPhysReg CSR_iOS_ThisReturn_SaveList[] = { ARM::LR, ARM::R7, ARM::R6, ARM::R5, ARM::R4, ARM::R11, ARM::R10, ARM::R8, ARM::D15, ARM::D14, ARM::D13, ARM::D12, ARM::D11, ARM::D10, ARM::D9, ARM::D8, ARM::R0, 0 }; 25514static const uint32_t CSR_iOS_ThisReturn_RegMask[] = { 0xf0002000, 0xe000000f, 0x001be201, 0xc03fffc0, 0x0700000f, 0x802c0080, 0xe000001f, 0x06000001, 0xc0038000, 0x00000000, }; 25515 25516 25517ArrayRef<const uint32_t *> ARMGenRegisterInfo::getRegMasks() const { 25518 static const uint32_t *const Masks[] = { 25519 CSR_AAPCS_RegMask, 25520 CSR_AAPCS_SplitPush_RegMask, 25521 CSR_AAPCS_SwiftError_RegMask, 25522 CSR_AAPCS_SwiftTail_RegMask, 25523 CSR_AAPCS_ThisReturn_RegMask, 25524 CSR_ATPCS_SplitPush_RegMask, 25525 CSR_ATPCS_SplitPush_SwiftError_RegMask, 25526 CSR_ATPCS_SplitPush_SwiftTail_RegMask, 25527 CSR_FIQ_RegMask, 25528 CSR_FPRegs_RegMask, 25529 CSR_GenericInt_RegMask, 25530 CSR_NoRegs_RegMask, 25531 CSR_Win_AAPCS_CFGuard_Check_RegMask, 25532 CSR_Win_SplitFP_RegMask, 25533 CSR_iOS_RegMask, 25534 CSR_iOS_CXX_TLS_RegMask, 25535 CSR_iOS_CXX_TLS_PE_RegMask, 25536 CSR_iOS_CXX_TLS_ViaCopy_RegMask, 25537 CSR_iOS_SwiftError_RegMask, 25538 CSR_iOS_SwiftTail_RegMask, 25539 CSR_iOS_TLSCall_RegMask, 25540 CSR_iOS_ThisReturn_RegMask, 25541 }; 25542 return ArrayRef(Masks); 25543} 25544 25545bool ARMGenRegisterInfo:: 25546isGeneralPurposeRegister(const MachineFunction &MF, MCRegister PhysReg) const { 25547 return 25548 false; 25549} 25550 25551bool ARMGenRegisterInfo:: 25552isFixedRegister(const MachineFunction &MF, MCRegister PhysReg) const { 25553 return 25554 false; 25555} 25556 25557bool ARMGenRegisterInfo:: 25558isArgumentRegister(const MachineFunction &MF, MCRegister PhysReg) const { 25559 return 25560 false; 25561} 25562 25563bool ARMGenRegisterInfo:: 25564isConstantPhysReg(MCRegister PhysReg) const { 25565 return 25566 false; 25567} 25568 25569ArrayRef<const char *> ARMGenRegisterInfo::getRegMaskNames() const { 25570 static const char *Names[] = { 25571 "CSR_AAPCS", 25572 "CSR_AAPCS_SplitPush", 25573 "CSR_AAPCS_SwiftError", 25574 "CSR_AAPCS_SwiftTail", 25575 "CSR_AAPCS_ThisReturn", 25576 "CSR_ATPCS_SplitPush", 25577 "CSR_ATPCS_SplitPush_SwiftError", 25578 "CSR_ATPCS_SplitPush_SwiftTail", 25579 "CSR_FIQ", 25580 "CSR_FPRegs", 25581 "CSR_GenericInt", 25582 "CSR_NoRegs", 25583 "CSR_Win_AAPCS_CFGuard_Check", 25584 "CSR_Win_SplitFP", 25585 "CSR_iOS", 25586 "CSR_iOS_CXX_TLS", 25587 "CSR_iOS_CXX_TLS_PE", 25588 "CSR_iOS_CXX_TLS_ViaCopy", 25589 "CSR_iOS_SwiftError", 25590 "CSR_iOS_SwiftTail", 25591 "CSR_iOS_TLSCall", 25592 "CSR_iOS_ThisReturn", 25593 }; 25594 return ArrayRef(Names); 25595} 25596 25597const ARMFrameLowering * 25598ARMGenRegisterInfo::getFrameLowering(const MachineFunction &MF) { 25599 return static_cast<const ARMFrameLowering *>( 25600 MF.getSubtarget().getFrameLowering()); 25601} 25602 25603} // end namespace llvm 25604 25605#endif // GET_REGINFO_TARGET_DESC 25606 25607