Home
last modified time | relevance | path

Searched refs:dispatch_multi (Results 1 – 8 of 8) sorted by relevance

/external/mesa3d/src/intel/common/
Dintel_genX_state_brw.h54 uint8_t dispatch_multi = prog_data->dispatch_multi; variable
67 dispatch_multi = 0;
135 (GFX_VER >= 12 && dispatch_multi));
136 assert(!dispatch_multi || (GFX_VER >= 12 && !enable_8));
139 if (dispatch_multi) {
141 ps->Kernel0SIMDWidth = (dispatch_multi == 32 ? PS_SIMD32 : PS_SIMD16);
144 switch (dispatch_multi / prog_data->max_polygons) {
163 } else if (enable_16 && dispatch_multi == 16) {
168 ps->_8PixelDispatchEnable = enable_8 || (GFX_VER == 12 && dispatch_multi);
/external/mesa3d/src/intel/compiler/
Dbrw_compiler.h621 uint8_t dispatch_multi; member
Dbrw_compile_fs.cpp1771 prog_data->dispatch_multi = vmulti->dispatch_width; in brw_compile_fs()
/external/mesa3d/src/intel/vulkan/
DgenX_pipeline.c1552 assert(wm_prog_data->dispatch_multi == 0 || in emit_3dstate_ps()
1553 (wm_prog_data->dispatch_multi == 16 && wm_prog_data->max_polygons == 2)); in emit_3dstate_ps()
1554 ps.DualSIMD8DispatchEnable = wm_prog_data->dispatch_multi; in emit_3dstate_ps()
Danv_pipeline.c1610 fs_stage->num_stats = (uint32_t)!!fs_stage->prog_data.wm.dispatch_multi + in anv_pipeline_compile_fs()
1726 wm_prog_data->dispatch_multi) { in anv_pipeline_add_executables()
/external/mesa3d/src/gallium/drivers/iris/
Diris_context.h332 uint8_t dispatch_multi; member
Diris_program.c99 iris->dispatch_multi = brw->dispatch_multi; in iris_apply_brw_wm_prog_data()
307 iris->dispatch_multi = 0; in iris_apply_elk_wm_prog_data()
Diris_state.c7364 assert(fs_data->dispatch_multi == 0 || in iris_upload_dirty_render_state()
7365 (fs_data->dispatch_multi == 16 && fs_data->max_polygons == 2)); in iris_upload_dirty_render_state()
7366 ps.DualSIMD8DispatchEnable = fs_data->dispatch_multi; in iris_upload_dirty_render_state()