1{ 2 "r": [ 3 [ 4 "CL_UNORM_INT8", 5 "R8_UNORM" 6 ], 7 [ 8 "CL_SNORM_INT8", 9 "R8_SNORM" 10 ], 11 [ 12 "CL_UNSIGNED_INT8", 13 "R8_UINT" 14 ], 15 [ 16 "CL_SIGNED_INT8", 17 "R8_SINT" 18 ], 19 [ 20 "CL_UNORM_INT16", 21 "R16_UNORM" 22 ], 23 [ 24 "CL_SNORM_INT16", 25 "R16_SNORM" 26 ], 27 [ 28 "CL_UNSIGNED_INT16", 29 "R16_UINT" 30 ], 31 [ 32 "CL_SIGNED_INT16", 33 "R16_SINT" 34 ], 35 [ 36 "CL_HALF_FLOAT", 37 "R16_FLOAT" 38 ], 39 [ 40 "CL_UNSIGNED_INT32", 41 "R32_UINT" 42 ], 43 [ 44 "CL_SIGNED_INT32", 45 "R32_SINT" 46 ], 47 [ 48 "CL_FLOAT", 49 "R32_FLOAT" 50 ] 51 ], 52 "rg": [ 53 [ 54 "CL_UNORM_INT8", 55 "R8G8_UNORM" 56 ], 57 [ 58 "CL_SNORM_INT8", 59 "R8G8_SNORM" 60 ], 61 [ 62 "CL_UNSIGNED_INT8", 63 "R8G8_UINT" 64 ], 65 [ 66 "CL_SIGNED_INT8", 67 "R8G8_SINT" 68 ], 69 [ 70 "CL_UNORM_INT16", 71 "R16G16_UNORM" 72 ], 73 [ 74 "CL_SNORM_INT16", 75 "R16G16_SNORM" 76 ], 77 [ 78 "CL_UNSIGNED_INT16", 79 "R16G16_UINT" 80 ], 81 [ 82 "CL_SIGNED_INT16", 83 "R16G16_SINT" 84 ], 85 [ 86 "CL_HALF_FLOAT", 87 "R16G16_FLOAT" 88 ], 89 [ 90 "CL_UNSIGNED_INT32", 91 "R32G32_UINT" 92 ], 93 [ 94 "CL_SIGNED_INT32", 95 "R32G32_SINT" 96 ], 97 [ 98 "CL_FLOAT", 99 "R32G32_FLOAT" 100 ] 101 ], 102 "rgb": [ 103 [ 104 "CL_UNORM_INT8", 105 "R8G8B8_UNORM" 106 ], 107 [ 108 "CL_SNORM_INT8", 109 "R8G8B8_SNORM" 110 ], 111 [ 112 "CL_UNSIGNED_INT8", 113 "R8G8B8_UINT" 114 ], 115 [ 116 "CL_SIGNED_INT8", 117 "R8G8B8_SINT" 118 ], 119 [ 120 "CL_UNORM_INT16", 121 "R16G16B16_UNORM" 122 ], 123 [ 124 "CL_SNORM_INT16", 125 "R16G16B16_SNORM" 126 ], 127 [ 128 "CL_UNSIGNED_INT16", 129 "R16G16B16_UINT" 130 ], 131 [ 132 "CL_SIGNED_INT16", 133 "R16G16B16_SINT" 134 ], 135 [ 136 "CL_HALF_FLOAT", 137 "R16G16B16_FLOAT" 138 ], 139 [ 140 "CL_UNSIGNED_INT32", 141 "R32G32B32_UINT" 142 ], 143 [ 144 "CL_SIGNED_INT32", 145 "R32G32B32_SINT" 146 ], 147 [ 148 "CL_FLOAT", 149 "R32G32B32_FLOAT" 150 ] 151 ], 152 "rgba": [ 153 [ 154 "CL_UNORM_INT8", 155 "R8G8B8A8_UNORM" 156 ], 157 [ 158 "CL_SNORM_INT8", 159 "R8G8B8A8_SNORM" 160 ], 161 [ 162 "CL_UNSIGNED_INT8", 163 "R8G8B8A8_UINT" 164 ], 165 [ 166 "CL_SIGNED_INT8", 167 "R8G8B8A8_SINT" 168 ], 169 [ 170 "CL_UNORM_INT16", 171 "R16G16B16A16_UNORM" 172 ], 173 [ 174 "CL_SNORM_INT16", 175 "R16G16B16A16_SNORM" 176 ], 177 [ 178 "CL_UNSIGNED_INT16", 179 "R16G16B16A16_UINT" 180 ], 181 [ 182 "CL_SIGNED_INT16", 183 "R16G16B16A16_SINT" 184 ], 185 [ 186 "CL_HALF_FLOAT", 187 "R16G16B16A16_FLOAT" 188 ], 189 [ 190 "CL_UNSIGNED_INT32", 191 "R32G32B32A32_UINT" 192 ], 193 [ 194 "CL_SIGNED_INT32", 195 "R32G32B32A32_SINT" 196 ], 197 [ 198 "CL_FLOAT", 199 "R32G32B32A32_FLOAT" 200 ] 201 ], 202 "bgra": [ 203 [ 204 "CL_UNORM_INT8", 205 "B8G8R8A8_UNORM" 206 ] 207 ], 208 "srgba": [ 209 [ 210 "CL_UNORM_INT8", 211 "R8G8B8A8_UNORM_SRGB" 212 ] 213 ], 214 "depth": [ 215 [ 216 "CL_UNORM_INT16", 217 "D16_UNORM" 218 ], 219 [ 220 "CL_FLOAT", 221 "D32_FLOAT" 222 ] 223 ], 224 "depth_stencil": [ 225 [ 226 "CL_UNORM_INT24", 227 "D24_UNORM_S8_UINT" 228 ], 229 [ 230 "CL_FLOAT", 231 "D32_FLOAT_S8X24_UINT" 232 ] 233 ] 234}