• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1/* SPDX-License-Identifier: GPL-2.0-only */
2
3/* Intel Lynx Point PCH support */
4
5#if CONFIG(INTEL_LYNXPOINT_LP)
6#define DEFAULT_PRW_VALUE	0x6d
7#else
8#define DEFAULT_PRW_VALUE	0x0d
9#endif
10
11Scope (\)
12{
13	// Root Complex Register Block
14	OperationRegion (RCRB, SystemMemory, CONFIG_FIXED_RCBA_MMIO_BASE, CONFIG_RCBA_LENGTH)
15	Field (RCRB, DWordAcc, Lock, Preserve)
16	{
17		Offset (0x3404), // High Performance Timer Configuration
18		HPAS, 2,	// Address Select
19		, 5,
20		HPTE, 1,	// Address Enable
21	}
22
23	/*
24	 * Check PCH type
25	 * Return 1 if PCH is WildcatPoint
26	 * Return 0 if PCH is LynxPoint
27	 */
28#if CONFIG(INTEL_LYNXPOINT_LP)
29	Method (ISWP)
30	{
31		Local0 = \_SB.PCI0.LPCB.PDID & 0xfff0
32		If (Local0 == 0x9cc0) {
33			Return (1)
34		} Else {
35			Return (0)
36		}
37	}
38#else
39	Name (ISWP, 0)
40#endif
41}
42
43// High Definition Audio (Azalia) 0:1b.0
44#include "audio.asl"
45
46// PCI Express Ports 0:1c.x
47#include <southbridge/intel/common/acpi/pcie.asl>
48
49// USB EHCI 0:1d.0 and 0:1a.0
50#include "ehci.asl"
51
52// USB XHCI 0:14.0
53#include "xhci.asl"
54
55// LPC Bridge 0:1f.0
56#include "lpc.asl"
57
58// SATA 0:1f.2, 0:1f.5
59#include "sata.asl"
60
61// SMBus 0:1f.3
62#include <southbridge/intel/common/acpi/smbus.asl>
63
64// Serial IO
65#if CONFIG(INTEL_LYNXPOINT_LP)
66#include "serialio.asl"
67#endif
68
69Method (_OSC, 4)
70{
71	/* Check for proper GUID */
72	If (Arg0 == ToUUID ("33DB4D5B-1FF7-401C-9657-7441C03DD766"))
73	{
74		/* Let OS control everything */
75		Return (Arg3)
76	}
77	Else
78	{
79		/* Unrecognized UUID */
80		CreateDWordField (Arg3, 0, CDW1)
81		CDW1 |= 4
82		Return (Arg3)
83	}
84}
85