• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /* SPDX-License-Identifier: GPL-2.0-or-later */
2 
3 #ifndef SUPERIO_ITE_COMMON_PRE_RAM_H
4 #define SUPERIO_ITE_COMMON_PRE_RAM_H
5 
6 #include <device/pnp_type.h>
7 #include <stdbool.h>
8 #include <stdint.h>
9 
10 #define ITE_UART_CLK_PREDIVIDE_48 0x00 /* default */
11 #define ITE_UART_CLK_PREDIVIDE_24 0x01
12 
13 void ite_conf_clkin(pnp_devfn_t dev, u8 predivide);
14 void ite_enable_serial(pnp_devfn_t dev, u16 iobase);
15 
16 /* Some boards need to init wdt+gpio's very early */
17 void ite_reg_write(pnp_devfn_t dev, u8 reg, u8 value);
18 void ite_set_3vsbsw(pnp_devfn_t dev, bool enable);
19 void ite_delay_pwrgd3(pnp_devfn_t dev);
20 void ite_kill_watchdog(pnp_devfn_t dev);
21 void ite_disable_pme_out(pnp_devfn_t dev);
22 void ite_ac_resume_southbridge(pnp_devfn_t dev);
23 
24 /* Alias for backwards compatibility */
ite_enable_3vsbsw(pnp_devfn_t dev)25 static inline void ite_enable_3vsbsw(pnp_devfn_t dev)  { ite_set_3vsbsw(dev, true); }
ite_disable_3vsbsw(pnp_devfn_t dev)26 static inline void ite_disable_3vsbsw(pnp_devfn_t dev) { ite_set_3vsbsw(dev, false); }
27 
28 void pnp_enter_conf_state(pnp_devfn_t dev);
29 void pnp_exit_conf_state(pnp_devfn_t dev);
30 
31 #endif /* SUPERIO_ITE_COMMON_PRE_RAM_H */
32