• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 struct cpuinfo_mock_file filesystem[] = {
2 	{
3 		.path = "/proc/cpuinfo",
4 		.size = 1140,
5 		.content = "processor\t: 0\n"
6 			   "BogoMIPS\t: 200.00\n"
7 			   "Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics\n"
8 			   "CPU implementer\t: 0x43\n"
9 			   "CPU architecture: 8\n"
10 			   "CPU variant\t: 0x1\n"
11 			   "CPU part\t: 0x0a1\n"
12 			   "CPU revision\t: 1\n"
13 			   "\n"
14 			   "processor\t: 1\n"
15 			   "BogoMIPS\t: 200.00\n"
16 			   "Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics\n"
17 			   "CPU implementer\t: 0x43\n"
18 			   "CPU architecture: 8\n"
19 			   "CPU variant\t: 0x1\n"
20 			   "CPU part\t: 0x0a1\n"
21 			   "CPU revision\t: 1\n"
22 			   "\n"
23 			   "processor\t: 2\n"
24 			   "BogoMIPS\t: 200.00\n"
25 			   "Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics\n"
26 			   "CPU implementer\t: 0x43\n"
27 			   "CPU architecture: 8\n"
28 			   "CPU variant\t: 0x1\n"
29 			   "CPU part\t: 0x0a1\n"
30 			   "CPU revision\t: 1\n"
31 			   "\n"
32 			   "processor\t: 3\n"
33 			   "BogoMIPS\t: 200.00\n"
34 			   "Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics\n"
35 			   "CPU implementer\t: 0x43\n"
36 			   "CPU architecture: 8\n"
37 			   "CPU variant\t: 0x1\n"
38 			   "CPU part\t: 0x0a1\n"
39 			   "CPU revision\t: 1\n"
40 			   "\n"
41 			   "processor\t: 4\n"
42 			   "BogoMIPS\t: 200.00\n"
43 			   "Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics\n"
44 			   "CPU implementer\t: 0x43\n"
45 			   "CPU architecture: 8\n"
46 			   "CPU variant\t: 0x1\n"
47 			   "CPU part\t: 0x0a1\n"
48 			   "CPU revision\t: 1\n"
49 			   "\n"
50 			   "processor\t: 5\n"
51 			   "BogoMIPS\t: 200.00\n"
52 			   "Features\t: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics\n"
53 			   "CPU implementer\t: 0x43\n"
54 			   "CPU architecture: 8\n"
55 			   "CPU variant\t: 0x1\n"
56 			   "CPU part\t: 0x0a1\n"
57 			   "CPU revision\t: 1\n"
58 			   "\n",
59 	},
60 	{
61 		.path = "/sys/devices/system/cpu/kernel_max",
62 		.size = 4,
63 		.content = "127\n",
64 	},
65 	{
66 		.path = "/sys/devices/system/cpu/possible",
67 		.size = 4,
68 		.content = "0-5\n",
69 	},
70 	{
71 		.path = "/sys/devices/system/cpu/present",
72 		.size = 4,
73 		.content = "0-5\n",
74 	},
75 	{
76 		.path = "/sys/devices/system/cpu/cpu0/topology/physical_package_id",
77 		.size = 2,
78 		.content = "0\n",
79 	},
80 	{
81 		.path = "/sys/devices/system/cpu/cpu0/topology/core_siblings_list",
82 		.size = 4,
83 		.content = "0-5\n",
84 	},
85 	{
86 		.path = "/sys/devices/system/cpu/cpu0/topology/core_id",
87 		.size = 2,
88 		.content = "0\n",
89 	},
90 	{
91 		.path = "/sys/devices/system/cpu/cpu0/topology/thread_siblings_list",
92 		.size = 2,
93 		.content = "0\n",
94 	},
95 	{
96 		.path = "/sys/devices/system/cpu/cpu1/topology/physical_package_id",
97 		.size = 2,
98 		.content = "0\n",
99 	},
100 	{
101 		.path = "/sys/devices/system/cpu/cpu1/topology/core_siblings_list",
102 		.size = 4,
103 		.content = "0-5\n",
104 	},
105 	{
106 		.path = "/sys/devices/system/cpu/cpu1/topology/core_id",
107 		.size = 2,
108 		.content = "1\n",
109 	},
110 	{
111 		.path = "/sys/devices/system/cpu/cpu1/topology/thread_siblings_list",
112 		.size = 2,
113 		.content = "1\n",
114 	},
115 	{
116 		.path = "/sys/devices/system/cpu/cpu2/topology/physical_package_id",
117 		.size = 2,
118 		.content = "0\n",
119 	},
120 	{
121 		.path = "/sys/devices/system/cpu/cpu2/topology/core_siblings_list",
122 		.size = 4,
123 		.content = "0-5\n",
124 	},
125 	{
126 		.path = "/sys/devices/system/cpu/cpu2/topology/core_id",
127 		.size = 2,
128 		.content = "2\n",
129 	},
130 	{
131 		.path = "/sys/devices/system/cpu/cpu2/topology/thread_siblings_list",
132 		.size = 2,
133 		.content = "2\n",
134 	},
135 	{
136 		.path = "/sys/devices/system/cpu/cpu3/topology/physical_package_id",
137 		.size = 2,
138 		.content = "0\n",
139 	},
140 	{
141 		.path = "/sys/devices/system/cpu/cpu3/topology/core_siblings_list",
142 		.size = 4,
143 		.content = "0-5\n",
144 	},
145 	{
146 		.path = "/sys/devices/system/cpu/cpu3/topology/core_id",
147 		.size = 2,
148 		.content = "3\n",
149 	},
150 	{
151 		.path = "/sys/devices/system/cpu/cpu3/topology/thread_siblings_list",
152 		.size = 2,
153 		.content = "3\n",
154 	},
155 	{
156 		.path = "/sys/devices/system/cpu/cpu4/topology/physical_package_id",
157 		.size = 2,
158 		.content = "0\n",
159 	},
160 	{
161 		.path = "/sys/devices/system/cpu/cpu4/topology/core_siblings_list",
162 		.size = 4,
163 		.content = "0-5\n",
164 	},
165 	{
166 		.path = "/sys/devices/system/cpu/cpu4/topology/core_id",
167 		.size = 2,
168 		.content = "4\n",
169 	},
170 	{
171 		.path = "/sys/devices/system/cpu/cpu4/topology/thread_siblings_list",
172 		.size = 2,
173 		.content = "4\n",
174 	},
175 	{
176 		.path = "/sys/devices/system/cpu/cpu5/topology/physical_package_id",
177 		.size = 2,
178 		.content = "0\n",
179 	},
180 	{
181 		.path = "/sys/devices/system/cpu/cpu5/topology/core_siblings_list",
182 		.size = 4,
183 		.content = "0-5\n",
184 	},
185 	{
186 		.path = "/sys/devices/system/cpu/cpu5/topology/core_id",
187 		.size = 2,
188 		.content = "5\n",
189 	},
190 	{
191 		.path = "/sys/devices/system/cpu/cpu5/topology/thread_siblings_list",
192 		.size = 2,
193 		.content = "5\n",
194 	},
195 	{NULL},
196 };
197