Home
last modified time | relevance | path

Searched refs:Ops (Results 1 – 25 of 100) sorted by relevance

1234

/external/llvm/lib/Transforms/Scalar/
DReassociate.cpp62 static void PrintOps(Instruction *I, const SmallVectorImpl<ValueEntry> &Ops) { in PrintOps() argument
65 << *Ops[0].Op->getType() << '\t'; in PrintOps()
66 for (unsigned i = 0, e = Ops.size(); i != e; ++i) { in PrintOps()
68 WriteAsOperand(dbgs(), Ops[i].Op, false, M); in PrintOps()
69 dbgs() << ", #" << Ops[i].Rank << "] "; in PrintOps()
96 void RewriteExprTree(BinaryOperator *I, SmallVectorImpl<ValueEntry> &Ops,
99 SmallVectorImpl<ValueEntry> &Ops);
100 Value *OptimizeAdd(Instruction *I, SmallVectorImpl<ValueEntry> &Ops);
101 void LinearizeExprTree(BinaryOperator *I, SmallVectorImpl<ValueEntry> &Ops);
273 SmallVectorImpl<ValueEntry> &Ops) { in LinearizeExprTree() argument
[all …]
/external/clang/lib/CodeGen/
DCGBuiltin.cpp1143 Value *CodeGenFunction::EmitNeonCall(Function *F, SmallVectorImpl<Value*> &Ops, in EmitNeonCall() argument
1150 Ops[j] = EmitNeonShiftVector(Ops[j], ai->getType(), rightshift); in EmitNeonCall()
1152 Ops[j] = Builder.CreateBitCast(Ops[j], ai->getType(), name); in EmitNeonCall()
1154 return Builder.CreateCall(F, Ops, name); in EmitNeonCall()
1196 llvm::SmallVector<Value*, 2> Ops; in EmitARMBuiltinExpr() local
1198 Ops.push_back(EmitScalarExpr(E->getArg(i))); in EmitARMBuiltinExpr()
1202 return Builder.CreateCall(CGM.CreateRuntimeFunction(FTy, Name), Ops); in EmitARMBuiltinExpr()
1239 llvm::SmallVector<Value*, 4> Ops; in EmitARMBuiltinExpr() local
1241 Ops.push_back(EmitScalarExpr(E->getArg(i))); in EmitARMBuiltinExpr()
1263 return Builder.CreateCall(F, Ops, "vcvtr"); in EmitARMBuiltinExpr()
[all …]
DCGExprScalar.cpp403 Value *EmitMul(const BinOpInfo &Ops) { in EmitMul() argument
404 if (Ops.Ty->isSignedIntegerOrEnumerationType()) { in EmitMul()
407 return Builder.CreateNSWMul(Ops.LHS, Ops.RHS, "mul"); in EmitMul()
409 return Builder.CreateMul(Ops.LHS, Ops.RHS, "mul"); in EmitMul()
411 return EmitOverflowCheckedBinOp(Ops); in EmitMul()
415 if (Ops.LHS->getType()->isFPOrFPVectorTy()) in EmitMul()
416 return Builder.CreateFMul(Ops.LHS, Ops.RHS, "mul"); in EmitMul()
417 return Builder.CreateMul(Ops.LHS, Ops.RHS, "mul"); in EmitMul()
425 Value *EmitOverflowCheckedBinOp(const BinOpInfo &Ops);
434 void EmitUndefinedBehaviorIntegerDivAndRemCheck(const BinOpInfo &Ops,
[all …]
/external/llvm/lib/Analysis/
DScalarEvolution.cpp609 static void GroupByComplexity(SmallVectorImpl<const SCEV *> &Ops, in GroupByComplexity() argument
611 if (Ops.size() < 2) return; // Noop in GroupByComplexity()
612 if (Ops.size() == 2) { in GroupByComplexity()
615 const SCEV *&LHS = Ops[0], *&RHS = Ops[1]; in GroupByComplexity()
622 std::stable_sort(Ops.begin(), Ops.end(), SCEVComplexityCompare(LI)); in GroupByComplexity()
628 for (unsigned i = 0, e = Ops.size(); i != e-2; ++i) { in GroupByComplexity()
629 const SCEV *S = Ops[i]; in GroupByComplexity()
634 for (unsigned j = i+1; j != e && Ops[j]->getSCEVType() == Complexity; ++j) { in GroupByComplexity()
635 if (Ops[j] == S) { // Found a duplicate. in GroupByComplexity()
637 std::swap(Ops[i+1], Ops[j]); in GroupByComplexity()
[all …]
DConstantFolding.cpp57 Constant *Ops = C; // don't take the address of C! in FoldBitCast() local
58 return FoldBitCast(ConstantVector::get(Ops), DestTy, TD); in FoldBitCast()
539 static Constant *CastGEPIndices(ArrayRef<Constant *> Ops, in CastGEPIndices() argument
547 for (unsigned i = 1, e = Ops.size(); i != e; ++i) { in CastGEPIndices()
549 !isa<StructType>(GetElementPtrInst::getIndexedType(Ops[0]->getType(), in CastGEPIndices()
550 Ops.data() + 1, in CastGEPIndices()
552 Ops[i]->getType() != IntPtrTy) { in CastGEPIndices()
554 NewIdxs.push_back(ConstantExpr::getCast(CastInst::getCastOpcode(Ops[i], in CastGEPIndices()
558 Ops[i], IntPtrTy)); in CastGEPIndices()
560 NewIdxs.push_back(Ops[i]); in CastGEPIndices()
[all …]
DScalarEvolutionExpander.cpp279 static void SimplifyAddOperands(SmallVectorImpl<const SCEV *> &Ops, in SimplifyAddOperands() argument
283 for (unsigned i = Ops.size(); i > 0 && isa<SCEVAddRecExpr>(Ops[i-1]); --i) in SimplifyAddOperands()
286 SmallVector<const SCEV *, 8> NoAddRecs(Ops.begin(), Ops.end() - NumAddRecs); in SimplifyAddOperands()
287 SmallVector<const SCEV *, 8> AddRecs(Ops.end() - NumAddRecs, Ops.end()); in SimplifyAddOperands()
294 Ops.clear(); in SimplifyAddOperands()
296 Ops.append(Add->op_begin(), Add->op_end()); in SimplifyAddOperands()
298 Ops.push_back(Sum); in SimplifyAddOperands()
300 Ops.append(AddRecs.begin(), AddRecs.end()); in SimplifyAddOperands()
308 static void SplitAddRecs(SmallVectorImpl<const SCEV *> &Ops, in SplitAddRecs() argument
313 for (unsigned i = 0, e = Ops.size(); i != e; ++i) in SplitAddRecs()
[all …]
/external/llvm/lib/VMCore/
DIRBuilder.cpp55 static CallInst *createCallHelper(Value *Callee, ArrayRef<Value *> Ops, in createCallHelper() argument
57 CallInst *CI = CallInst::Create(Callee, Ops, ""); in createCallHelper()
67 Value *Ops[] = { Ptr, Val, Size, getInt32(Align), getInt1(isVolatile) }; in CreateMemSet() local
72 CallInst *CI = createCallHelper(TheFn, Ops, this); in CreateMemSet()
87 Value *Ops[] = { Dst, Src, Size, getInt32(Align), getInt1(isVolatile) }; in CreateMemCpy() local
92 CallInst *CI = createCallHelper(TheFn, Ops, this); in CreateMemCpy()
107 Value *Ops[] = { Dst, Src, Size, getInt32(Align), getInt1(isVolatile) }; in CreateMemMove() local
112 CallInst *CI = createCallHelper(TheFn, Ops, this); in CreateMemMove()
130 Value *Ops[] = { Size, Ptr }; in CreateLifetimeStart() local
133 return createCallHelper(TheFn, Ops, this); in CreateLifetimeStart()
[all …]
DConstants.cpp837 SmallVector<Constant*, 8> Ops; in getWithOperandReplaced() local
838 Ops.resize(getNumOperands()-1); in getWithOperandReplaced()
840 Ops[i-1] = getOperand(i); in getWithOperandReplaced()
843 ConstantExpr::getInBoundsGetElementPtr(Op, &Ops[0], Ops.size()) : in getWithOperandReplaced()
844 ConstantExpr::getGetElementPtr(Op, &Ops[0], Ops.size()); in getWithOperandReplaced()
845 Ops[OpNo-1] = Op; in getWithOperandReplaced()
847 ConstantExpr::getInBoundsGetElementPtr(getOperand(0), &Ops[0],Ops.size()): in getWithOperandReplaced()
848 ConstantExpr::getGetElementPtr(getOperand(0), &Ops[0], Ops.size()); in getWithOperandReplaced()
862 getWithOperands(ArrayRef<Constant*> Ops, Type *Ty) const { in getWithOperands() argument
863 assert(Ops.size() == getNumOperands() && "Operand count mismatch!"); in getWithOperands()
[all …]
/external/llvm/lib/Target/ARM/
DARMISelDAGToDAG.cpp1296 SDValue Ops[]= { Base, Offset, AMOpc, getAL(CurDAG), in SelectARMIndexedLoad() local
1299 MVT::Other, Ops, 6); in SelectARMIndexedLoad()
1344 SDValue Ops[]= { Base, Offset, getAL(CurDAG), in SelectT2IndexedLoad() local
1347 MVT::Other, Ops, 5); in SelectT2IndexedLoad()
1361 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 }; in PairSRegs() local
1362 return CurDAG->getMachineNode(TargetOpcode::REG_SEQUENCE, dl, VT, Ops, 5); in PairSRegs()
1372 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 }; in PairDRegs() local
1373 return CurDAG->getMachineNode(TargetOpcode::REG_SEQUENCE, dl, VT, Ops, 5); in PairDRegs()
1383 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 }; in PairQRegs() local
1384 return CurDAG->getMachineNode(TargetOpcode::REG_SEQUENCE, dl, VT, Ops, 5); in PairQRegs()
[all …]
/external/llvm/lib/Target/XCore/
DXCoreISelDAGToDAG.cpp179 SDValue Ops[] = { N->getOperand(0), N->getOperand(1), in Select() local
182 Ops, 3); in Select()
185 SDValue Ops[] = { N->getOperand(0), N->getOperand(1), in Select() local
188 Ops, 3); in Select()
191 SDValue Ops[] = { N->getOperand(0), N->getOperand(1), in Select() local
194 Ops, 4); in Select()
197 SDValue Ops[] = { N->getOperand(0), N->getOperand(1), in Select() local
200 Ops, 4); in Select()
203 SDValue Ops[] = { N->getOperand(0), N->getOperand(1), in Select() local
206 Ops, 4); in Select()
[all …]
/external/clang/test/CodeGenCXX/
Dmangle.cpp277 struct Ops { struct
278 Ops& operator+(const Ops&);
279 Ops& operator-(const Ops&);
280 Ops& operator&(const Ops&);
281 Ops& operator*(const Ops&);
287 Ops& Ops::operator+(const Ops&) { return *this; } in operator +() argument
289 Ops& Ops::operator-(const Ops&) { return *this; } in operator -() argument
291 Ops& Ops::operator&(const Ops&) { return *this; } in operator &() argument
293 Ops& Ops::operator*(const Ops&) { return *this; } in operator *() argument
/external/llvm/include/llvm/CodeGen/
DSelectionDAGNodes.h676 SDNode(unsigned Opc, const DebugLoc dl, SDVTList VTs, const SDValue *Ops,
686 OperandList[i].setInitial(Ops[i]);
700 void InitOperands(SDUse *Ops, const SDValue &Op0) {
701 Ops[0].setUser(this);
702 Ops[0].setInitial(Op0);
704 OperandList = Ops;
709 void InitOperands(SDUse *Ops, const SDValue &Op0, const SDValue &Op1) {
710 Ops[0].setUser(this);
711 Ops[0].setInitial(Op0);
712 Ops[1].setUser(this);
[all …]
DSelectionDAG.h410 SDValue Ops[] = { Chain, getRegister(Reg, N.getValueType()), N, Glue };
411 return getNode(ISD::CopyToReg, dl, VTs, Ops, Glue.getNode() ? 4 : 3);
418 SDValue Ops[] = { Chain, Reg, N, Glue };
419 return getNode(ISD::CopyToReg, dl, VTs, Ops, Glue.getNode() ? 4 : 3);
424 SDValue Ops[] = { Chain, getRegister(Reg, VT) };
425 return getNode(ISD::CopyFromReg, dl, VTs, Ops, 2);
434 SDValue Ops[] = { Chain, getRegister(Reg, VT), Glue };
435 return getNode(ISD::CopyFromReg, dl, VTs, Ops, Glue.getNode() ? 3 : 2);
473 SDValue Ops[] = { Chain, Op };
474 return getNode(ISD::CALLSEQ_START, DebugLoc(), VTs, Ops, 2);
[all …]
/external/llvm/lib/CodeGen/
DTargetInstrInfoImpl.cpp224 const SmallVectorImpl<unsigned> &Ops) const { in canFoldMemoryOperand()
225 return MI->isCopy() && Ops.size() == 1 && canFoldCopy(MI, Ops[0]); in canFoldMemoryOperand()
236 const SmallVectorImpl<unsigned> &Ops, in foldMemoryOperand() argument
239 for (unsigned i = 0, e = Ops.size(); i != e; ++i) in foldMemoryOperand()
240 if (MI->getOperand(Ops[i]).isDef()) in foldMemoryOperand()
250 if (MachineInstr *NewMI = foldMemoryOperandImpl(MF, MI, Ops, FI)) { in foldMemoryOperand()
272 if (!MI->isCopy() || Ops.size() != 1) in foldMemoryOperand()
275 const TargetRegisterClass *RC = canFoldCopy(MI, Ops[0]); in foldMemoryOperand()
279 const MachineOperand &MO = MI->getOperand(1-Ops[0]); in foldMemoryOperand()
295 const SmallVectorImpl<unsigned> &Ops, in foldMemoryOperand() argument
[all …]
DIntrinsicLowering.cpp468 Value *Ops[3]; in LowerIntrinsicCall() local
469 Ops[0] = CI->getArgOperand(0); in LowerIntrinsicCall()
470 Ops[1] = CI->getArgOperand(1); in LowerIntrinsicCall()
471 Ops[2] = Size; in LowerIntrinsicCall()
472 ReplaceCallWith("memcpy", CI, Ops, Ops+3, CI->getArgOperand(0)->getType()); in LowerIntrinsicCall()
479 Value *Ops[3]; in LowerIntrinsicCall() local
480 Ops[0] = CI->getArgOperand(0); in LowerIntrinsicCall()
481 Ops[1] = CI->getArgOperand(1); in LowerIntrinsicCall()
482 Ops[2] = Size; in LowerIntrinsicCall()
483 ReplaceCallWith("memmove", CI, Ops, Ops+3, CI->getArgOperand(0)->getType()); in LowerIntrinsicCall()
[all …]
DInlineSpiller.cpp148 const SmallVectorImpl<unsigned> &Ops,
670 SmallVector<unsigned, 8> Ops; in reMaterializeFor() local
671 tie(Reads, Writes) = MI->readsWritesVirtualRegister(VirtReg.reg, &Ops); in reMaterializeFor()
673 for (unsigned i = 0, e = Ops.size(); i != e; ++i) { in reMaterializeFor()
674 MachineOperand &MO = MI->getOperand(Ops[i]); in reMaterializeFor()
675 if (MO.isUse() ? MI->isRegTiedToDefOperand(Ops[i]) : MO.getSubReg()) { in reMaterializeFor()
686 foldMemoryOperand(MI, Ops, RM.OrigMI)) { in reMaterializeFor()
703 for (unsigned i = 0, e = Ops.size(); i != e; ++i) { in reMaterializeFor()
704 MachineOperand &MO = MI->getOperand(Ops[i]); in reMaterializeFor()
811 const SmallVectorImpl<unsigned> &Ops, in foldMemoryOperand() argument
[all …]
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAG.cpp329 const SDValue *Ops, unsigned NumOps) { in AddNodeIDOperands() argument
330 for (; NumOps; --NumOps, ++Ops) { in AddNodeIDOperands()
331 ID.AddPointer(Ops->getNode()); in AddNodeIDOperands()
332 ID.AddInteger(Ops->getResNo()); in AddNodeIDOperands()
339 const SDUse *Ops, unsigned NumOps) { in AddNodeIDOperands() argument
340 for (; NumOps; --NumOps, ++Ops) { in AddNodeIDOperands()
341 ID.AddPointer(Ops->getNode()); in AddNodeIDOperands()
342 ID.AddInteger(Ops->getResNo()); in AddNodeIDOperands()
702 SDValue Ops[] = { Op }; in FindModifiedNodeSlot() local
704 AddNodeIDNode(ID, N->getOpcode(), N->getVTList(), Ops, 1); in FindModifiedNodeSlot()
[all …]
DLegalizeVectorOps.cpp117 SmallVector<SDValue, 8> Ops; in LegalizeOp() local
119 Ops.push_back(LegalizeOp(Node->getOperand(i))); in LegalizeOp()
122 SDValue(DAG.UpdateNodeOperands(Op.getNode(), Ops.data(), Ops.size()), 0); in LegalizeOp()
317 SmallVector<SDValue, 8> Ops(NumElems); in UnrollVSETCC() local
323 Ops[i] = DAG.getNode(ISD::SETCC, dl, TLI.getSetCCResultType(TmpEltVT), in UnrollVSETCC()
325 Ops[i] = DAG.getNode(ISD::SELECT, dl, EltVT, Ops[i], in UnrollVSETCC()
330 return DAG.getNode(ISD::BUILD_VECTOR, dl, VT, &Ops[0], NumElems); in UnrollVSETCC()
DLegalizeVectorTypes.cpp354 SmallVector<SDValue, 8> Ops(N->getNumOperands()); in ScalarizeVecOp_CONCAT_VECTORS() local
356 Ops[i] = GetScalarizedVector(N->getOperand(i)); in ScalarizeVecOp_CONCAT_VECTORS()
358 &Ops[0], Ops.size()); in ScalarizeVecOp_CONCAT_VECTORS()
849 SmallVector<int, 16> Ops; in SplitVecRes_VECTOR_SHUFFLE() local
869 Ops.push_back(-1); in SplitVecRes_VECTOR_SHUFFLE()
897 Ops.push_back(Idx + OpNo * NewElts); in SplitVecRes_VECTOR_SHUFFLE()
937 Output = DAG.getVectorShuffle(NewVT, dl, Op0, Op1, &Ops[0]); in SplitVecRes_VECTOR_SHUFFLE()
940 Ops.clear(); in SplitVecRes_VECTOR_SHUFFLE()
1473 SmallVector<SDValue, 16> Ops(NumConcat); in WidenVecRes_Convert() local
1474 Ops[0] = InOp; in WidenVecRes_Convert()
[all …]
/external/llvm/lib/Target/PowerPC/
DPPCISelDAGToDAG.cpp436 SDValue Ops[] = { Op0, Op1, getI32Imm(SH), getI32Imm(MB), in SelectBitfieldInsert() local
438 return CurDAG->getMachineNode(PPC::RLWIMI, dl, MVT::i32, Ops, 5); in SelectBitfieldInsert()
626 SDValue Ops[] = { Op, getI32Imm(27), getI32Imm(5), getI32Imm(31) }; in SelectSETCC() local
627 return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4); in SelectSETCC()
638 SDValue Ops[] = { Op, getI32Imm(1), getI32Imm(31), getI32Imm(31) }; in SelectSETCC() local
639 return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4); in SelectSETCC()
645 SDValue Ops[] = { T, getI32Imm(1), getI32Imm(31), getI32Imm(31) }; in SelectSETCC() local
646 return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4); in SelectSETCC()
675 SDValue Ops[] = { AN, getI32Imm(1), getI32Imm(31), getI32Imm(31) }; in SelectSETCC() local
676 return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4); in SelectSETCC()
[all …]
/external/llvm/lib/Transforms/Utils/
DValueMapper.cpp125 SmallVector<Constant*, 8> Ops; in MapValue() local
126 Ops.reserve(NumOperands); in MapValue()
128 Ops.push_back(cast<Constant>(C->getOperand(j))); in MapValue()
132 Ops.push_back(cast<Constant>(Mapped)); in MapValue()
136 Ops.push_back(MapValue(cast<Constant>(C->getOperand(OpNo)), VM, in MapValue()
141 return VM[V] = CE->getWithOperands(Ops, NewTy); in MapValue()
143 return VM[V] = ConstantArray::get(cast<ArrayType>(NewTy), Ops); in MapValue()
145 return VM[V] = ConstantStruct::get(cast<StructType>(NewTy), Ops); in MapValue()
147 return VM[V] = ConstantVector::get(Ops); in MapValue()
/external/llvm/include/llvm/Analysis/
DScalarEvolution.h505 const SCEV *getAddExpr(SmallVectorImpl<const SCEV *> &Ops,
509 SmallVector<const SCEV *, 2> Ops;
510 Ops.push_back(LHS);
511 Ops.push_back(RHS);
512 return getAddExpr(Ops, Flags);
516 SmallVector<const SCEV *, 3> Ops;
517 Ops.push_back(Op0);
518 Ops.push_back(Op1);
519 Ops.push_back(Op2);
520 return getAddExpr(Ops, Flags);
[all …]
/external/llvm/lib/Target/X86/
DX86SelectionDAGInfo.cpp140 SDValue Ops[] = { Chain, DAG.getValueType(AVT), InFlag }; in EmitTargetCodeForMemset() local
141 Chain = DAG.getNode(X86ISD::REP_STOS, dl, Tys, Ops, array_lengthof(Ops)); in EmitTargetCodeForMemset()
154 SDValue Ops[] = { Chain, DAG.getValueType(MVT::i8), InFlag }; in EmitTargetCodeForMemset() local
155 Chain = DAG.getNode(X86ISD::REP_STOS, dl, Tys, Ops, array_lengthof(Ops)); in EmitTargetCodeForMemset()
234 SDValue Ops[] = { Chain, DAG.getValueType(AVT), InFlag }; in EmitTargetCodeForMemcpy() local
235 SDValue RepMovs = DAG.getNode(X86ISD::REP_MOVS, dl, Tys, Ops, in EmitTargetCodeForMemcpy()
236 array_lengthof(Ops)); in EmitTargetCodeForMemcpy()
/external/llvm/utils/TableGen/
DCodeGenInstruction.cpp198 static void ParseConstraint(const std::string &CStr, CGIOperandList &Ops) { in ParseConstraint() argument
209 std::pair<unsigned,unsigned> Op = Ops.ParseOperandName(Name, false); in ParseConstraint()
212 if (!Ops[Op.first].Constraints[Op.second].isNone()) in ParseConstraint()
214 Ops[Op.first].Constraints[Op.second] = in ParseConstraint()
230 std::pair<unsigned,unsigned> DestOp = Ops.ParseOperandName(DestOpName, false); in ParseConstraint()
238 Ops.ParseOperandName(Name.substr(wpos), false); in ParseConstraint()
243 unsigned FlatOpNo = Ops.getFlattenedOperandNumber(SrcOp); in ParseConstraint()
245 if (!Ops[DestOp.first].Constraints[DestOp.second].isNone()) in ParseConstraint()
247 Ops[DestOp.first].Constraints[DestOp.second] = in ParseConstraint()
251 static void ParseConstraints(const std::string &CStr, CGIOperandList &Ops) { in ParseConstraints() argument
[all …]
/external/llvm/lib/Target/MSP430/
DMSP430ISelLowering.cpp534 SmallVector<SDValue, 8> Ops; in LowerCCCCallTo() local
535 Ops.push_back(Chain); in LowerCCCCallTo()
536 Ops.push_back(Callee); in LowerCCCCallTo()
541 Ops.push_back(DAG.getRegister(RegsToPass[i].first, in LowerCCCCallTo()
545 Ops.push_back(InFlag); in LowerCCCCallTo()
547 Chain = DAG.getNode(MSP430ISD::CALL, dl, NodeTys, &Ops[0], Ops.size()); in LowerCCCCallTo()
834 SmallVector<SDValue, 4> Ops; in LowerSETCC() local
835 Ops.push_back(One); in LowerSETCC()
836 Ops.push_back(Zero); in LowerSETCC()
837 Ops.push_back(TargetCC); in LowerSETCC()
[all …]

1234